# SEE Analysis and Mitigation for FPGA and Digital ASIC Devices

## University of Surrey 07 December 2005

Roland Weigand European Space Agency Data Systems Division TEC-EDM Microelectronics Section Tel. +31-71-565-3298 Fax. +31-71-565-6791 Roland.Weigand[at]esa.int



University of Surrey (1) 07 December 2005

## Introduction

#### The Technical and Quality Management Directorate (TEC)

<u>http://www.esa.int/techresources/index.html</u>

in TEC, mainly 3 sections work on SEE effects:

#### The Space Environments and Effects Section

Analysis of space environments and their effects on space systems

<u>http://space-env.esa.int/index.html</u>

### The Radiation Effects and Analysis Techniques Section

- Analysis at component level and radiation testing
- <u>https://escies.org/public/radiation/esa/</u>

#### The Microelectronics Section

- Availability of appropriate technologies and development methods
- Availability of space-specific standard components and IP
- A Development support to projects
- ▲ Analysis and mitigation of SEE at design level
- <u>http://www.estec.esa.nl/microelectronics/</u>



## **SEU Emulation and Simulation Tools**

### FT-UNSHADES (University of Seville)

- SEU Validation of <u>ASIC designs</u> by fault injection into user flip-flops and user memory using an SRAM based FPGA
- <u>http://www.estec.esa.nl/microelectronics/finalreport/FT-UExcutiveSummary.pdf</u>

#### FLIPPER (IASF Milan)

- SEU Validation of designs targeting <u>Xilinx Virtex</u> II reprogrammable FPGAs (RFPGA) by fault injection into the configuration memory and reconfiguration logic registers
- <u>http://www.estec.esa.nl/microelectronics/techno/Flipper\_ProductSheet.pdf</u>

### The SEUs Simulation Tool (SST)

- A set of Perl and tcl scripts, which allows injecting SEU like faults into HDL and netlist simulations
  - » <u>http://www.estec.esa.nl/microelectronics/asic/asic.html</u>



## SEU in reprogrammable FPGA (RFPGA)

#### Increasing interest for SRAM based RFPGA

- Lower NRE cost than ASIC
- ▲ In-flight reconfiguration capability
- A High performance and complexity allowing System-On-FPGA

### SEU in configuration memory

- ▲ Affect not only user data or state (as in ASIC) ...
- ▲ ... but alter the functionality of the circuit itself
- ▲ ... turn the direction of I/O pins

## SEU mitigation for RFPGA

- Configuration scrubbing or read-back and partial reconfiguration
- A Triplication of registers and combinatorial logic
- Voting of logical feedback paths
- Redundancy for user memory
- Voting of the outputs
- Triplication of I/Os



## **Triple Modular Redundancy for SRAM FPGA**



## SEU mitigation in reprogrammable FPGA

#### SEE mitigation by design for commercial RFPGA

Functional Triple Modular Redundancy (FTMR) – combinatorial and sequential triplication and voting in implemented in VHDL source code

» <u>http://www.estec.esa.nl/microelectronics/techno/reprofpga.html</u>

▲ Future projects TBD: evaluate Xilinx XTMR, design a scrubbing controller IP

## Xilinx SEE Consortium (USA and Europe/International)

- ▲ "A voluntary group of organizations that have a mutual interest in the evaluation of reconfigurable FPGAs for Aerospace Applications"
  - » http://www.cad.polito.it/research/consortium.html
  - » <u>http://www.xilinx.com/products/silicon\_solutions/market\_specific\_devices/a</u> <u>ero\_def/capabilities/see.htm</u>

### Development of SEE hardened reprogrammable FPGA

- ▲ Atmel AT40KEL and the next generation 200K FPGA under CNES contract
  - » <u>http://www.atmel.com/dyn/products/product\_card.asp?part\_id=2766</u>
- Xilinx SIRF = SEU Immune Reconfigurable FPGA (RadHard-Virtex)
  - » http://klabs.org/mapId05/presento/176\_bogrow\_p.ppt



## **Protection of embedded SRAM blocks (1)**

#### EDAC = Error Detection And Correction

- ▲ Usually corrects single and detects multiple bit flips per memory word
- ▲ Regular access required to preventing error accumulation (scrubbing)
- Control state machine required to rewrite corrected data
- Impact on max. clock frequency (XOR tree)

Parity protection allows detection but no hardware correction

- When redundant data is available elsewhere in the system
  - » Embedded cache memories (duplicates of external memory) → LEON2-FT
  - » Duplicated memories (reload correct data from replica)  $\rightarrow$  LEON3-FT
- ▲ On error: reload in by hardware state machine or software (reboot)

#### Proprietary solutions

- ACTEL core generator: <u>http://www.actel.com/documents/EDAC\_AN.pdf</u>
  - » EDAC and scrubbing
- XILINX XTMR: <u>http://klabs.org/mapId05/presento/238\_rezgui\_p.ppt</u>
  - » Triplication, voting and scrubbing

Area overhead from 1 bit/word (parity) to > triple (Xilinx solution)



## **Protection of embedded SRAM blocks (2)**

#### EDAC protected memory (Actel)

- Scrubbing takes place only in idle mode (we, re = inactive)
- ▲ Required memory width
  - » 18-bit for data bits <= 12
  - » 36-bit for 12 < data bits <= 29
  - » 54-bit for 20 < data bits <= 47



#### Triplicated memory (Xilinx)

- Scrubbing in background using spare port of dual-port memory
- A Triplication against configuration upset





## SEU hardening of standard library flip-flops





standard latch



- HIT = Heavy Ion Tolerant storage cell (RADECS 1993)
- DICE = <u>D</u>ual <u>Interlocked storage</u> <u>CE</u>II (1995)
- Many hardened libraries exist around the world
  - ▲ ATMEL in their 0.35 and 0.18 technologies <u>http://www.atmel.com/</u>
  - MRC Microelectronics on TSMC (0.35/0.25), UTMC/AMI, HP, NSC, Peregrine <u>http://parts.jpl.nasa.gov/mrqw/mrqw\_presentations/S4\_alexander.ppt</u>
  - A HIREC/JAXXA http://www.hirec.co.jp Fujitsu 0.18, OKI 0.15 SOI (NSREC2005)
  - ▲ ESA's DARE (Design Against Radiation Effects) library for UMC 0.18
    - <u>http://www.estec.esa.nl/microelectronics/finalreport/DareExecutiveSummary\_V3.pdf</u>



# TMR Flip-Flop with voter

#### Hardening by Triple Modular Redundancy (TMR) flip-flops

- A Triplication of flip-flops and combinatorial voting
- ▲ Implemented in the RTL source code, by netlist editing or by synthesis tool
- Overhead > x3 on flip-flops, x2 on typical designs (50% combinatorial logic)



# Single Event Transients (SET)

### Collision induced carrier generation in PN junctions

- Propagate as glitches in combinatorial logic
- ▲ Latched into storage cells when arriving at data input during clock edge
- $\wedge$   $\rightarrow$  Upset rate increases with the clock frequency
- Main SEE in ERC32 processor (0.5 μm technology)
- $\checkmark$  ... definitely a concern in 0.18  $\mu m$  and below

## Analysis of SET effects in simulation and radiation tests

- ▲ SET pulse length and amplitude are most important parameters
- ▲ Specific test structures to catch and characterise the pulse
- $\checkmark$  CNES contract with Atmel on SET effects in the 0.18  $\mu m$  technology

## Mitigation of SET effects

- <u>http://www.mrchsv.com/docs/Vanderbilt/Circuit%20and%20layout%20lssues.pdf</u>
- Propagation of complementary logic levels ("Dual Stream")
- Using stronger drivers and higher capacitive loads
- A Delay filtering on all flip-flop inputs (clock, data, reset)
- ▲ Temporal Vote: Triple skewed clocks in conjunction with the TMR flip-flop
  - » Triplication of clock-like nets (including asynchronous resets)



# **Delay Filtering on flip-flop inputs**

#### Mongkolkachit, Pitsini; Bhuva, Bharat, RADECS 2003

Area and timing overhead depends on SET pulse width (length of delay chain)





University of Surrey 07 December 2005 (12)

## SET-tolerance by skewed clocks





## TMR insertion in VHDL source code



-- One process per TMR Flip-flop

rx0 : process(clk) begin if rising\_edge(clk(0)) then r(0) <= d; end if; end process; rx1 : process(clk) begin if rising\_edge(clk(1)) then r(1) <= d; end if; end process; rx2 : process(clk) begin if rising\_edge(clk(2)) then r(2) <= d; end if; end process;</pre>

-- Voting outputs

q <= (r(0) and r(1)) or (r(0) and r(2)) or (r(1) and r(2));



## TMR insertion at gate level



- Library and synthesis tool dependent
- ▲ Synthesise netlist without TMR
- Use package with equivalent TMR cells for all flip-flops used in the netlist
- Edit netlist to triplicate clocks (including any clock buffers/inverters), instantiate TMR cells instead of standard flip-flops
- Carefully inspect edited netlist
- Resynthesise the edited netlist

sed

-e 's/CLK\(.\*\) std\_logic/CLK\1 std\_logic\_vector(2 downto 0) /' -e 's/bufx\(.\*\)INVDL/bufx\1INVDL\_TMR/' -e 's/DFF1 port map/DFF1\_TMR port map/' -e 's/DFF2 port map/DFF2\_TMR port map/' netlist\_notmr.vhd > netlist\_tmr.vhd

**Microelectronics Section** 

## Synthesis constraints for hardened flip-flops

#### Use only hard flip-flops

- dont\_use on all non-hard cells
- Make sure the dont\_use is applied consistently at all optimisation steps

#### Partly insert hard cells

- dont\_use on all non-hard cells
- synthesise design (all hard FF)
- A dont\_touch on all cells to be hard
- remove attribute dont\_use
- 🔺 synthesise again
- keep dont\_touch throughout all subsequent optimisation steps

#### Verify implementation

- ▲ hardened cells are larger and slower
   → can be easily removed by backend
- ▲ grep in <u>final netlist</u>
- extract all flip-flop instance- and cell names

/\* Force use of SEU-hard cells instead of non-SEU-hard cells \*/
remove\_attribute MGRT + "/HD\*" dont\_use
remove\_attribute MGRT + "/HL\*" dont\_use
set\_dont\_use MGRT + "/DF\*"
set\_dont\_use MGRT + "/LAT\*"

<u>/\* map only the hardened flip-flops by unconstrained compile \*/</u> current\_design seu\_hard\_cells compile

/\* remove the hierarchy around hardened flip-flops, freeze flip-flops \*/
current\_design active\_design
ungroup seu\_hard
foreach(cell\_name, seu\_hard\_cell\_list)
 { set\_dont\_touch "seu\_hard/" + cell\_name; }

/\* Force use of non-SEU-hard cells instead of SEU-hard cells \*/
remove\_attribute MGRT + "/DF\*" dont\_use
remove\_attribute MGRT + "/LAT\*" dont\_use
set\_dont\_use MGRT + "/HD\*"
set\_dont\_use MGRT + "/HL\*"

<u>/\*</u> ... any further synthesis iterations use non-hardened flip-flops \*/
 /\* while keeping untouched the hardened flip-flops ... \*/

Sa Microelectronics Section

## Inserting triple skewed clock trees (1)

## Clock Tree Synthesis (CTS) is part of backend (layout) design

- Triple CTS critical when many clock domains exist
- CTS guarantees only max clock skew inside a clock tree
- ▲ Different latency (delay from source to flip-flop) in different clock trees

## Delay insertion at the origin of the clock trees

- ▲ Delays are not synthesisable
- Instantiate delay buffers in the VHDL source code
  - $\rightarrow$  speculative, needs control and adjustment in the backend process
- $\checkmark$   $\rightarrow$  In the backend process along with the CTS

## Delay insertion in the flip-flops

- ▲ Area consuming
- A Only one clock tree (easy design flow)
- No SET mitigation in the clock tree

## Triplication of reset trees

▲ Asynchronous resets are clock-like signals



## Inserting triple skewed clock trees (1)

#### Delay elements in VHDL code



First Clock-Tree-Synthesis (CTS)



Modified Delay Elements





## SEU mitigation in the ASIC design flow

#### Increased complexity affects the design flow and –results

- ▲ Large netlist with higher cell and node count
- ▲ Increased run-time or even crashes of EDA tools
- ▲ Design optimisation is less efficient

### Synthesis tools are designed to remove <u>redundancy</u>

- ▲ Normally, registers are not modified but be careful ...
- ... with sequential optimisation (pipelining, retiming etc.)

## Timing issues

- A TMR voting and clock skewing reduces maximum speed
- ▲ Increased area leads to higher interconnect delay
- Clock skewing can be removed by hold-time fix

### Verification and test issues

- ▲ TMR and formal verification (1 FF in RTL  $\rightarrow$  3 FF at gate level)
- TMR (= redundancy) affects testability in scan testing
- ▲ Implementation of protection has to be verified at netlist level



# **TMR Timing Issues**



TMR voters and clock skewing reduce operating frequency



## Area and power overheads of hardened FF

#### Voted TMR cells

- Area overhead >~ factor 3
- A Power consumption ~ factor 3

#### SEU hardened flip-flops

- ▲ Area overhead factor 2 2.5
- ▲ Power consumption factor 2 3

#### Overhead only on flip-flops

- Total overhead depends on share of combinatorial and sequential logic
- $\land$  A = 3x flip-flops + 1x combinatorial

Share of flip-flops	Area overhead
25%	1.5
50%	2
75%	2.5

#### Synthesis description of the DARE library

#### State toggle power increases ~ x3

<u>Standard DFF rise\_power(li5X5) {</u> index\_1("0.016, 0.064, 0.128, 0.8, 1.07") ; index\_2("0.03, 0.15, 0.75, 1.5, 3") ; values("0.260154 0.260608 0.259797 0.262227 0.265544",\ "0.258697 0.259304 0.258465 0.262485 0.264274",\ "0.258899 0.259535 0.258754 0.26171 0.264257",\ "0.259817 0.260501 0.259856 0.262175 0.265157",\ "0.259849 0.260833 0.260201 0.262509 0.265653"); }

#### Hardened XDFF rise\_power(li5X5) {

index\_1("0.016, 0.064, 0.128, 0.8, 1.07");

- index\_2("0.03, 0.15, 0.75, 1.5, 3");
- values("0.800729 0.800399 0.794199 0.79509 0.799814",\ "0.789216 0.788791 0.7821 0.78533 0.78516",\ "0.781962 0.781545 0.774982 0.777166 0.776802",\ "0.770274 0.769896 0.763804 0.765198 0.769422",\ "0.765816 0.76547 0.759478 0.760922 0.765386"); }

#### Clock power increases $\sim x2$

<u>Standard DFF rise\_power(i5) {</u> index\_1("0.03, 0.15, 0.75, 1.5, 3") ; values("0.09928 0.098241 0.111142 0.131959 0.180269"); }

#### Hardened XDFF rise\_power(i5) {

index\_1("0.03, 0.15, 0.75, 1.5, 3"); values("0.208006 0.207359 0.227548 0.26199 0.344905"); }



## Hold violations with skewed clocks



When propagation delays  $(t_{prop}, voter) < (2 \delta)$  clock skew

### → hold violation FFA1 → FFB3



## Wrong hold fix by EDA tool



Automatic buffer insertion by fix-hold of synthesis tool compensates clock skew → and spoils SET protection



## **Correct hold fix**



Inserting delay buffer between two entire TMR flip-flops...

SET protection through clock skew conserved



## Scan Path Insertion (wrong)



Scan path routing across sub-clock domains *→* hold violations



# Scan Path Insertion (right)



Better: one scan path per sub-clock domain

may also simplify pattern generation



## **Future perspectives**

#### SEU protected flip-flops available for many technologies

▲ ... but SET protection is currently in experimental stadium

### SEU and SET protected flip-flop as library cells

A DF-DICE <u>http://www.isi.edu/~draper/papers/mwscas05\_bhatti.pdf</u>

### If not available - workaround: build SET flip-flop as macrocell

- Compose TMR with triple clock input out of standard library cells
- ▲ Generate appropriate front-end synthesis library for the TMR cell
- ▲ Replace TMR macrocells by standard cell triplet in the gate-level netlist
- Place and Route with standard foundry design flow

### Advantages

- Can be implemented with a standard vendor library
- ▲ No need to modify design at source code level
- Avoids many problems with design flow and tools

### Issues

- Constraints on backend flow (freeze the SET-cell for timing and hold-fix)
- A Triple skewed clock and triple reset trees



(27)

## Conclusion

- SEU and SET protection possible with commercial ASIC technology
- Refresh/scrubbing against accumulation of (uncorrectable) upsets
- Pitfalls in the design flow with commercial EDA tools
  - ▲ Requires workarounds, scripting and proper constraining
- Hardened flip-flops easier to use than building TMR in source code
  - ▲ Hardened library cells, Macrocells composed of commercial library cells
- But there will always be a price to pay (speed, area, power...)
- Is full SEU protection always necessary?
  - ▲ Determine upset rate of a given design (sub-function) in a given orbit
  - ▲ Determine the impact of an upset at system level
  - ▲ Apply selective use of SEU protection
- Contact us... <u>http://www.estec.esa.int/microelectronics</u>

## **Questions?**



(28)