



# ESA SpW IP Core in Atmel FPGA ATF280






# Summary

---

**SIMBIO-SYS**

- Context
  - Mission : Bepi-Columbo
  - Instrument : Simbio-Sys / Main Electronic (IAS)
  - Purpose : image compression
- Main Electronic – Simbio-Sys
  - Synoptics
  - Prototype boards
- SpaceWire in ATF280
  - RX clock recovery
  - Test design







# Context : Bepi-Columbo / SimbioSys

**SIMBIO-SYS**

- ESA (MPO) / JAXA (MMO) cooperation for Mercury exploration
- MPO = 11 instruments
- Simbio-Sys : Mercury surface study
  - HRIC : High Resolution Channel
  - STC : Stereo Channel
  - VIHI : Vis/NIR spectrometer
- IAS (Co-PI Simbio-Sys) in charge of Main Electronic (ME)
  - S/C interface
  - Cameras interface
  - Image compression (Y.Langevin algorithm)

=> ~70% of the data of MPO mission






# Summary

---

**SIMBIO-SYS**

- Context
  - Mission : Bepi-Columbo
  - Instrument : Simbio-Sys / Main Electronic (IAS)
  - Purpose : image compression
- Main Electronic – Simbio-Sys
  - Synoptics
  - Prototype boards
- SpaceWire in ATF280
  - RX clock recovery
  - Test design







# Main Electronic – Simbio-Sys

**SIMBIO-SYS**

## Overview







# Main Electronic – Simbio-Sys

**SIMBIO-SYS**

## SpaceWire on the CU side






# Summary

---

SIMBIO-SYS

- Context
  - Mission : Bepi-Columbo
  - Instrument : Simbio-Sys / Main Electronic (IAS)
  - Purpose : image compression
- Main Electronic – Simbio-Sys
  - Synoptics
  - Prototype boards
- SpaceWire in ATF280
  - RX clock recovery
  - Test design






# Main Electronic – Simbio-Sys

**SIMBIO-SYS**

## CU prototype board




SpaceWire  
Tranceiver

SpaceWire  
cross-switch

FPGA-  
ATF280E









# Main Electronic – Simbio-Sys

**SIMBIO-SYS**

2xCU mezzanine plugged on the CPCU proto






# Summary

---

**SIMBIO-SYS**

- Context
  - Mission : Bepi-Columbo
  - Instrument : Simbio-Sys / Main Electronic (IAS)
  - Purpose : image compression
- Main Electronic – Simbio-Sys
  - Synoptics
  - Prototype boards
- SpaceWire in ATF280
  - RX clock recovery
  - Test design







# Spacewire in ATF280E

SIMBIO-SYS

## Receive clock recovery & DATA sampling

- RX\_CLK is generated by XOR-ing DATA and STROBE inputs






# Spacewire in ATF280E


SIMBIO-SYS


## Receive clock recovery & DATA sampling

- RX\_CLK is generated by XOR-ing DATA and STROBE inputs



- DATA is sampled on rising and falling edge of RX\_CLK






# Spacewire in ATF280E


SIMBIO-SYS

## Receive clock recovery & DATA sampling


- RX\_CLK is generated by XOR-ing DATA and STROBE inputs




- DATA is sampled on rising and falling edge of RX\_CLK



- In the real world, timings are very important !!!






# Spacewire in ATF280E

SIMBIO-SYS

## Atmel IDS P&R tool

- RX\_CLK is a “derived clock” in IDS
- Atmel’s tools cause troubles on some derived clock
  - no way to Place&Route with “Timing Driven” option
  - no Max frequency report for RX\_CLK







# Spacewire in ATF280E

SIMBIO-SYS

## Atmel IDS P&R tool

- RX\_CLK is a “derived clock” in IDS
- Atmel’s tools cause troubles on some derived clock
  - no way to Place&Route with “Timing Driven” option
  - no Max frequency report for RX\_CLK
- Our tip :
  - RX\_CLK is looped-back outside FPGA on a clock pin






# Spacewire in ATF280E

SIMBIO-SYS

## Atmel IDS P&R tool

- RX\_CLK is a “derived clock” in IDS
- Atmel’s tools cause troubles on some derived clock
  - no way to Place&Route with “Timing Driven” option
  - no Max frequency report for RX\_CLK
- Our tip :
  - RX\_CLK is looped-back outside FPGA on a clock pin



- RX\_CLK timings (max of ATF280E characterization):

DIN/SIN pads → RX\_CLK\_out :


$$T_{RXCLKout} = \sim 15.5ns$$

RX\_CLK pad → CLK-input of registers :


$$T_{PCLK} = \sim 10.5ns$$

DIN/SIN pads → D-input of registers :

$T_{PD}$  = adjusted manually








# Summary

---

**SIMBIO-SYS**

- Context
  - Mission : Bepi-Columbo
  - Instrument : Simbio-Sys / Main Electronic (IAS)
  - Purpose : image compression
- Main Electronic – Simbio-Sys
  - Synoptics
  - Prototype boards
- SpaceWire in ATF280
  - RX clock recovery
  - Test design







# Spacewire in ATF280E

SIMBIO-SYS

## Test design

- Simple design
- Only the IP Spacewire (UoD v2.3)
- Echo data from RX channel to TX channel
- System clock = 25MHz ( $\rightarrow$ TX\_CLK)
- RX FIFO 32 bytes
- Constrained area








# Spacewire in ATF280E

MPD2010-SYS

## Test design

- To achieve best RX bit rate :
  - RX clock looped back outside FPGA
  - The signal between DIN data input PAD and the two input registers is delayed (manually routed) to respect the Setup/Hold timing with respect to the rising and falling edges of RX clock
- Performances :
  - Emission rate : 25Mbit/s
  - Reception rate : 120Mbit/s
  - FPGA area : 5%







# Spacewire in ATF280E

SIMBIO-SYS

- Complete design with WT,MMU and SpaceWire
- 10391/14400 Core Cells (72%)
  - 9313 Core Cells by netlist instances(64.5%)
  - 1078 Core Cells for routing (7.5%)
- $F_{max} = 7.55\text{MHz}$   
(tested at 10MHz in laboratory)
- SpaceWire links :
  - TX : 10Mb/s
  - RX : 40Mb/s

(No effort done here to improve RX bit rate)





# Spacewire in ATF280E

---

**SIMBIO-SYS**

Thank you for attention

