



FLIPPER

FLIPPER

## SEU Fault Injection in Xilinx FPGAs

ESA/ESTEC Contract n. 8559/NL/LvH/gm

Monica Alderighi

National Institute for Astrophysics, IASF Milano, Italy

*monica@iasf-milano.inaf.it*

Computing Systems for Space Group

Fabio Casini, Sergio D'Angelo, Marcello Mancini, Sandro Pastore, Giacomo Sechi

# Outline

- Overview
- Basic principle and main features
- Case study
- Preliminary results
- Conclusions

# FLIPPER what is it?

FLIPPER is a flexible XC2VP20-based board conceived as a powerful hardware platform for the following main application

- SEU emulation by fault injection in Virtex II devices (patent pending)

FLIPPER can be used in more general ways

- radiation ground testing
- test equipment
- digital I/O board
- general purpose Virtex2 board
- ...

# Why FLIPPER?

- SEUs are of utmost concern for Xilinx devices as functionalities are sensitive to unintended change in configuration memory
- **Fault Injection** tools able to adequately address “reacheable” radiation sensitive parts, are useful
- Our objective is providing one tool able to:
  - inject SEUs into the configuration memory
  - manage a high number of I/O pins
  - exercise a DUT device performing on board comparison of test results

# FLIPPER basic principle

- SEU injection by *active partial reconfiguration*
- SEU injection by configuration adopted in an earlier prototype for Virtex I\*
- Close approach, yet with different purposes, used by FT UNSHADES
- Reported approach by the literature in the FI field (e.g. R. Leveugle)

\* Alderighi et al., *Proceedings of the 18<sup>th</sup> IEEE Int'l On-line Testing Symposium, 2003*

Alderighi et al., *Proceedings of the 9<sup>th</sup> IEEE Int'l Conference on Defect and Fault Tolerance in VLSI Systems, 2003*

# FLIPPER what's for

- Analyze SEU effects in designs implemented in Xilinx FPGAs
- Study SEU effects in Xilinx FPGA reconfiguration logic
  - by means of a write operation into configuration logic registers
- Evaluate/compare mitigated designs in one/selected device(s)

# FLIPPER features

- SEU emulator comprising hardware, firmware & software
- Fault injection based on frame modification and active partial re-configuration
  - Verified through JTAG & Impact verify
- Single bit and multiple bit upsets
- Test vectors and gold vectors imported from ModelSim simulation
- Test vectors up to 150 bit wide and gold vectors up to 120 bit wide
- $\approx 26000$  test vectors @10MHz  $\rightarrow \approx 11$  injection/s with max. I/O port width

# FLIPPER features (cont'd)

- After each injection the DUT is exercised for the whole set of test vectors
- Test/gold vectors comparison performed on board. In case of mismatch, a fault packet is sent to the PC containing:
  - # of the current injected fault
  - # of the current test vector
  - Ex-OR between the current DUT outputs and the expected (gold) values
- DUT FPGA's pin wired together in triplets on the DUT board to implement XTMR-ed designs
- XQR2V6000 used as DUT for ESA contract
- Test execution either via GUI interface or in batch mode
- Injection mode and options selectable via software



**Flipper ver. 1.09**

Project

New Open Import bitstream Import tes

injection target configuration\_memory

test mode fault accumulation

fault type single bit flip

clock rate 100MHz

address range 0 1

output values [96..119]

output values [64..95]

output mask

**TEST MODE options menu items test run status**


• sequential

- bit-flip location generated sequentially within the injection range
- original frame restored after functional test
- fault acc

**DUT CLK**

- 5 MHz
- 10 MHz

Offset:	Bytes:	ANSI Text:
0000000F	08 63 74 6D 2E 6E 63 64 00 62 00 10 78 71 72 32	ctm.ncd b  xgr2
0000001F	76 36 30 30 30 63 66 31 31 34 34 00 63 00 0B 32	v6000cf1144 c  2
0000002F	30 30 36 2F 31 30 2F 31 39 00 64 00 09 31 30 3A	006/10/19 d  10:
0000003F	35 36 3A 34 39 00 65 00 29 B4 74 FFFF FFFAA	56:49 e )'tyyy^
0000004F	99 55 66 30 00 80 01 00 00 00 07 30 01 60 01 00	Uf0      0
0000005F	00 00 F5 30 01 20 01 01 04 3F E5 30 01 C0 01 01	80      ?&0  &
0000006F	06 00 93 30 00 C0 01 00 00 00 08 30 00 80 01 00	0 &    0
0000007F	00 00 09 30 00 20 01 00 00 00 00 30 00 80 01 00	0      0
0000008F	00 00 01 30 00 40 00 50 09 6& FE 00 00 00 00 00	0 @ P  j p
0000009F	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	
000000AF	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	
000000BF	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	
000000CF	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	
000000DF	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	
000000EF	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	



OPEN\_PRJ demo

ADHOC\_TEST

ADHOC\_FILE F:\MyInjection\prova\file1.hoc

SET\_MASK\_HH F 1 A D D 5

#connect\_dev

SET\_RATE 100M

SET\_RANGE 10, 3345

SAVE\_OPT

SET\_VEC F:\ESA\_software\stimuli, F:\ESA\_software\template

SET\_BSTR F:\ESA\_software\file\_demo\top\_dut\_2


#NEW\_PRJ CTM, F:\MyInjection

SET\_MODE accumulation

# Technical features

## Main board:


- Xilinx XC2VP20-5 FF896
- USB 2.0 port with dedicated microcontroller
- Up to 128 MByte SDRAM or 256 MByte DDR memory
- 16 MByte Flash
- ISP Flash for FPGA configuration (JTAG configuration also allowed)
- 32 KByte I<sup>2</sup>C E<sup>2</sup>PROM for the microcontroller configuration
- Temperature control chip
- Two customizable frequencies through independent oscillators
- Two 240 pin connectors plus one 60 pin connector for DUT boards
- P160 connectors for standard expansion boards
- Single power supply (5V/10A)
- On-board voltage regulators for
  - 1.5V/15A
  - 2.5V/15A
  - 3.3V/6A
  - 1.8V/1.5A
- Power LEDs
- FPGA configuration LEDs
- Size: 22 cm x 12 cm



# Technical features (cont'd)

## Piggy-back DUT board:


- In principle any Xilinx V2, V2 Pro, V4, and next generation devices can be used (with some limitations) for fault injection test
- Up to 416 DUT pins can be driven by the main board's FPGA (more pin in case of XTMR-ed designs)
- DUT FPGA accessible either through SelectMAP port or JTAG port
- Temperature control chip
- Two 240 pin connectors plus one 60 pin connector
- Powered by the main board
- FPGA configuration LEDs
- Size: 10 cm x 12 cm



# Case Study

- Injection into a specific design
- ESA CUC-CTM IP core
  - Provides basic time keeping functions
- Evaluate XTMR version vs unmitigated one
  - Test-benches and XTMR version provided by ESA

# CUC-CTM



- Provides alarm services and periodic pulses
- Can be accessed and programmed via AMBA APB slave interface



# CUC-CTM Implementation

## XQR2V6000

	Plain	XTMR
FF	785 out of 67,584 (1%)	2,361 out of 67,584 (3%)
LUT	1789 out of 67,584 (2%)	7,167 out of 67,584 (10%)
IOB	212 out of 824 (25%)	569 out of 824 (69%)
GCLK	1 out of 16 (12%)	3 out of 16 (18%)

# Test Structure


- Device configuration
- Injection by active partial reconfiguration
- Functional test
- Repeat from the injection without restoring the bitstream

# Test info


- Injection strategy
  - Single bit flip
  - Fault Accumulation
  - Stop condition → first functional fault
- Campaigns
  - plain/XTMR
- XTMR options
  - The “entire design” is triplicated
  - “Standard” as XMTR types
  - “Triple voted” output
- # run
  - 1000/2500
- # test vectors
  - 26452/26452




### Distribution of the number of injections - Plain version XQR2V6000 DUT




### Distribution of the number of injections - XTMR version XQR2V6000 DUT




**Cumulative Frequency Distribution of the number of injections - Plain version  
XQR2V6000 DUT**




**Cumulative Frequency Distribution of the number of injections - XTMR version  
XQR2V6000 DUT**




### Cumulative Frequency Distribution - Plain Vs. XTMR XQR2V6000 DUT



### Cumulative Frequency Distribution - Plain Vs. XTMR XQR2V6000 DUT



# Plain VS. XTMR



scrubbing

# Conclusions

- Encouraging preliminary results
- Extension of the actual contract for FLIPPER upgrade
- Likely usage of FLIPPER in a proton radiation testing

# END

monica@iasf-milano.inaf.it

[http://cosy.iasf-milano.inaf.it/flipper\\_index.htm](http://cosy.iasf-milano.inaf.it/flipper_index.htm)