aspire invent achieve



High-performance low power front-end for multi-band satellite navigation systems

ESTEC Contract nr 13982/99/NL/FB

Frederik Naessens on behalf of IMECs GPS/GLONASS team



Satellite systems face contradictory targets


Low power

High precision (multiband)

High integration



Satellite systems face contradictory targets



imec

Surname + Name © imec restricted 2007


High-performance low power front-end for multiband satellite navigation systems

- Coverage of 5 channels
- Integrated Front-End (IFE)
- System integration
- Project status
- Lessons learned



Front-End uses subsampling @ 232 MHz

RF satellite signals sampled at 232 MHz \Rightarrow aliasing occurs and RF signal is converted to IF



© imec restricted 2007

6


Multi-band reception without inter-band interference

Channel	RF Frequency (MHz)		Sample Frequency	Digital IF Frequency (MHz)	
	Low	High	(MHz)	Low	High
GPS L5	1164.4	1188.5	232	4.5	28.5
GPS L2	1217.37	1237.83	232	57.37	77.83
GLONASS L2	1241.33	1256.36	232	77.83	96.36
GPS L1	1565.19	1585.65	232	38.35	58.81
GLONASS L1	1592.9525	1613.86	232	10.14	31.05

Lower Upper band band


- Oversampling will provide a possibility to have extra accuracy.
- Subsampling requires good pre-filtering of the signal.

Integrated FE within complete chain





Separate RF branch for upper and lower band




Outputs LVDS compliant



imec


High integration possible due to IMECs MCM-D technology



Inductor Q up to 100

RF MCM-D technology

- glass substrate
- flip-chip mounting
- high-quality
 embedded passives



imec

© imec restricted 2007


Amplifiers with 1-bit ADC onto MCM



22 x 11 mm

BiCMOS 0.35 um


imec



Surname + Name © imec restricted 2007

IMEC builds on previous baseband satellite signal processor

Existing baseband processor will be used, focus on signal treatment




Upper/lower band

2-bit I&Q @ 29 MHz For each satellite subband



Multistage decimation reduces the power





13

Project status

- Original project timing was extended to end 2006.
- Active components designed and measured (redesign no longer possible -> processing terminated)
 - Chip 1 (LNA): on spec
 - Chip 2 (AMP1): on spec
 - Chip 3 (AMP2+ADC): only one working device
- Final MCM designed and measured:
 - High and low band filters within 50MHz of their target specification
 - Termination and grounding improved in the final design
 - Nevertheless, bonding problems on the final MCM carriers
- IQ demodulation and decimation implemented on custom developed FPGA board

imec

Lessons learned

- Integration of AMP2 and ADC converter into single chip makes debugging and characterization difficult.
- The layout of the bond pad on-chip should be optimized to increase the flip-chip yield.
- Fewer bumps per chip increase the flip-chip yield. The 6chip solution might thus be worth reconsidering. (solution put aside due to the large total amount of required bumps)
- For the MCM filters, the trade off between the center frequency sensitivity and the common mode rejection should be studied.



aspire invent achieve

