



- ➔ Processor AHB bus
- ➔ Processor AHB bus snoop/trace connection
- ➔ Memory AHB bus
- ➔ Memory AHB bus snoop connection
- ➔ Debug AHB bus
- ➔ Debug APB bus
- ➔ Master I/O AHB bus
- ➔ Master I/O AHB bus trace connection
- ➔ Slave I/O AHB bus
- ➔ Slave I/O AHB bus snoop connection
- ➔ Slave I/O APB bus 0
- ➔ Slave I/O APB bus 1
- ➔ Correctable error signals
- ➔ Debug bus between processor and DSU
- ➔ Interrupt bus between interrupt controller and processor
- ➔ Signal propagating statistics to LEON4 Statistics Unit
- ➔ Misc. on-chip interconnect
- ➔ Off-chip signal(s)



Title: NGMP Detailed Block Diagram. Version Draft 1.6.0
 Date: 2011-09-12 Document number: NGMP-BLOCK-001-D160
 ESA contract: 22279/09/NL/JK Deliverable: N/A
 Comments: This is a draft block diagram of the NGMP architecture defined under ESA contract 22279/09/NL/JK.
 Questions/comments: support@gaisler.com