

FLIPPER

Monica Alderighi
Fabio Casini

monica@iasf-milano.inaf.it
fcasini@iasf-milano.inaf.it



Who we are: INAF

- Italian National Institute for Astrophysics
<http://www.inaf.it>
- Areas of interest of the group
 - Computing system architectures
 - Fault-tolerant systems
 - Development of FPGA-based systems
- Activities
 - Research & Development
 - Education



FLIPPER GAME



Goal

- Introduction of FLIPPER as a tool for evaluating SEU sensitivity of designs implemented in SRAM-FPGAs
- Examples of FLIPPER usage




Outline

- Main feature overview
- Recent results about validation
- Brief description of the FLIPPER-STAR-RoRA integrated flow

FLIPPER



- FLIPPER project started in 2004
- FLIPPER injects bit-flips within the FPGA configuration memory by means of partial re-configuration
- The system consists of a hardware platform and a software application running on a PC
- DUT device is an XQR2V6000 hosted on a piggy-back board
- Test vectors and reference values for the functional test of implemented designs are imported by the software application from an external HDL simulator




What's FLIPPER for

- Quantitative characterization of design robustness
- Workload dependant analysis of sensitive bits
- Comparison of design hardening techniques
- Tuning of design redundancy and protection
- Optimization of radiation ground testing

An Example



Example: per Module Results



- Max 100k injections per RUN
- 28000 test vector @10 MHz
- Per module analysis
 - MOST sensitive "module" → **Mult16_Mult18**
 - LESS sensitive "module" → **Mult16_LUT**

What FLIPPER can do

- Identifies design sensitive bits with respect to the applied set of test vectors
 - Systematic
 - Mimics the irradiation experiment (bit-flip accumulation)
 - Random
 - Evaluates the impact of critical bits for a given workload
 - Specific


1	2	3
4	5	6
7	8	9

1		4
3	6	5
		2

		●

Fault Model

- Bit-flip of configuration memory cells
- Bit-flips in configuration memory may affect
 - Logic functions
 - Circuit topology
- Configuration memory represents the majority of device
- Accelerator validation of FLIPPER at PSI, November 2008





FLIPPER Validation


- Beam time@PSI provided by ESA
- A priori fault injection analyses for prediction purposes
- In beam procedures easily derived from the fault injection ones
- Benchmark design with two protection variants (V1, V2)
 - V1 is derived from the unprotected design by straightly applying XTMR
 - In V2 a dummy feedback path, controlled by a multiplexer, is inserted for each flip-flop (the XTMR is forced to instantiate a voter for every flip-flop in the design)

Procedures

Injection




Irradiation



Irradiation Experiment

DUT Device: XQR2V6000



- 180 MeV proton beam (nominal)
- average flux : $\sim 6.28 \cdot 10^7 \text{ cm}^{-2} \text{ s}^{-1}$
 - 1 CBU at most during test vector application
 - $CBU_{rate} : \sim 82 \text{ s}^{-1}$
- stimuli: $\sim 28,000$ vectors@10 MHz
- total exposure time: ~ 8 hours
- Fluence: $\sim 2.19 \cdot 10^{12} \text{ p/cm}^{-2}$
- TID: < 140 krad
- ~ 600 samples for V2, ~ 400 samples for V1

Radiation Specifications⁽¹⁾

Table 3: Minimum Radiation Tolerances

Symbol	Description	Min	Max	Units
TID	Total Ionizing Dose Method 1019.5, Dose Rate ~50.0 rad(Si)/sec	200	-	krad(Si)
SEL	Single Event Latch-up Immunity Heavy Ion Linear Energy Transfer (LET)	160	-	(MeV-cm ² /mg)
SEFI	Single Event Functional Interrupt GEO 36,000km Typical Day		1.5E-6	Upsets/Device/Day


XQR2V6000 : device specification

Device static proton cross section (per bit)




$3 \cdot 10^{-14} \text{ cm}^2 @ 198 \text{ MeV}$

of configuration cells

19.742.976




Results




Design failure prediction

FLIPPER


Design Level




$$t \propto \frac{1}{CBU_{rate}} \cdot n_{inj}$$




Device Level



CBU_{rate}



FLIPPER-STAR-RoRA Integrated Flow




- Plain design setup for FLIPPER platform
- Generation of hardened version(s), for example by XTMR
- Static analysis of common mode failures by means of STAR
- FLIPPER preliminary injection
- Criticalities fix by RoRA:
 - Smart placement to remove CLB-related common mode failures
 - Smart routing to remove PIP-related common mode failures.
- FLIPPER injection campaign
- Injection result presentation

FLIPPER-STAR: An Example

- STAR identifies a list of critical bits
- FLIPPER ad-hoc injection: evaluates the impact of critical bits for a given workload
 - selected bits in the configuration memory are injected
 - the altered bit is restored before the successive injection is performed
- Design
 - Simple 8 bit counter protected by XTMR

X-TMR Circuit	CLBs [#]	IOBs [#]	Slices [#]	LUTs [#]	FFs [#]
COUNT8	33	90	130	144	120

Results - COUNT8



Future Works

- Virtex 4 DUT
- New hardware platform
 - Ethernet link
 - DDR2 onboard memory
- Software upgrade



Bibliography

- M. Alderighi, F. Casini, S. D'Angelo, M. Mancini, D. Merodio Codinachs, S. Pastore, C. Poivey, G. R. Sechi, G. Sorrenti, R. Weigand, "Experimental Validation of Fault Injection Analyses by the FLIPPER tool", 10th European Conference on Radiation and Its Effects on Components and Systems, September 14-18, 2009, Bruges, Belgium.
- M. Alderighi, F. Casini, M. Citterio, S. D'Angelo, M. Mancini, S. Pastore, G.R. Sechi, and G. Sorrenti, " Using FLIPPER to Predict Proton Irradiation Results for VIRTEX 2 Devices: a Case Study", IEEE Trans. on Nucl. Sci., 56, (4), 2103-2110, 2009
- M. Alderighi, F. Casini, S. D'Angelo, M. Mancini, S. Pastore, L. Sterpone, M. Violante, "Soft errors in SRAM-based FPGAs: a comparison of two complementary approaches", IEEE Trans. on Nuclear Science, 55, (4), 2267-2273, 2008.
- M. Alderighi, F. Casini, S. D'Angelo, M. Mancini, D. Merodio Codinachs, S. Pastore, G. Sorrenti, L. Sterpone, R. Weigand, M. Violante, "Robustness analysis of soft error accumulation in SRAM-FPGAs using FLIPPER and STAR/RoRA", Proc. of the 8th European Workshop on Radiation Effects on Components and Systems, Iyväskylä, September 10-12, 2008, Finland, pp. 157-161.
- M. Alderighi, F. Casini, S. D'Angelo, M. Mancini, S. Pastore, G.R. Sechi, and R. Weigand, "Evaluation of Single Event Upset Mitigation Schemes for SRAM based FPGAs using the FLIPPER Fault Injection Platform", Proc. of the 22th IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems, Rome, September 26-28, 2007, Italy, IEEE CS Press, 105-113.