## Assembly Language Syntax

The notations given in this section are taken from Sun's SPARC Assembler and are used to describe the suggested assembly language syntax for the instruction definitions explained on page 5.

Understanding the use of type fonts is crucial to understanding the assembly language syntax in the instruction definitions. Items in typewriterfont are literals, to be entered exactly as they appear. Items in *italic font* are metasymbols that are to be replaced by numeric or symbolic values when actual assembly language code is written. For example, *asi* would be replaced by a number in the range of 0 to 255 (the value of the bits in the binary instruction), or by a symbol that has been bound to such a number.

Subscripts on metasymbols further identify the placement of the operand in the generated binary instruction. For example, *regrs2* is a *reg* (i.e., register name) whose binary value will end up in the *rs2* field of the resulting instruction.



# SPARC 7 Instruction Set





## **Register Names**

| reg                  | A <i>reg</i> is an      | n integer u   | nit regi | ster. It can have a value of:   |
|----------------------|-------------------------|---------------|----------|---|
|                      | %0 t                    | through       | %31      | all integer registers   |
|                      | %g0 t                   | through       | %g7      | global registers—same as %0 through %7  |
|                      | %o0 t                   | through       | %07      | out registers—same as %8 through %15  |
|                      | %10 1                   | through       | %17      | local registers—same as %16 through %23   |
|                      | %i0 1                   | through       | %i7      | in registers—same as %24 through %31  |
|                      | Subscripts of the follo |               | entify t | he placement of the operand in the binary instruction as one  |
|                      | reg <sub>rs1</sub>      |               |          | —rs1 field  |
|                      | reg <sub>rs2</sub>      |               |          | —rs2 field  |
|                      | reg <sub>rd</sub>       |               |          | —rd field   |
| freg                 |                         |               |          | gister. It can have a value from %f0 through %f31. Subscripts<br>nent of the operand in the binary instruction as one of the  |
|                      | freg <sub>rs1</sub>     | —rs1          | field    |   |
|                      | freg <sub>rs2</sub>     | —rs2          | field    |   |
|                      | freg <sub>rd</sub>      | —rd           | field    |   |
| creg                 |                         | ther identif  |          | egister. It can have a value from %c0 through %c31. Sub-<br>placement of the operand in the binary instruction as one of  |
|                      | creg <sub>rs1</sub>     | —rs1          | field    |   |
|                      | creg <sub>rs2</sub>     | —rs2          | field    |   |
|                      | creg <sub>rd</sub>      | —rd           | field    |   |
| Special Symbol Names |                         |               |          |   |
|                      | These app               | pear in typ   | ewrite   | eed to be written exactly as they appear in the syntax table.<br>font, and are preceded by a percent sign (%). The percent<br>ame; it must appear as part of the literal value. |
|                      | The symbol              | ol names a    | are:     |   |
|                      | %psr F                  | Processor Sta | ate Regi | ster  |
|                      | %wim \                  | Window Inval  | lid Mask | register  |

%tbr Trap Base Register



|        | %у       | Y register  |
|--------|----------|---|
|        | %fsr     | Floating-point State Register   |
|        | %csr     | Coprocessor State Register  |
|        | %fq      | Floating-point Queue  |
|        | %cq      | Coprocessor Queue   |
|        | %hi      | Unary operator that extracts high 22 bits of its operand  |
|        | %lo      | Unary operator that extracts low 10 bits of its operand   |
| Values |          |   |
| S      | Some ins | tructions use operands comprising values as follows:  |
|        |          | 13—A signed immediate constant that fits in 13 bits   |
|        |          | t22—A constant that fits in 22 bits<br>An alternate address space identifier (0 to 255)   |
|        |          |   |
| Label  |          |   |
| la     | ower cas | a sequence of characters comprised of alphabetic letters (a-z, A-Z (upper and se distinct)), underscore (_), dollar sign (\$), period (.), and decimal digits (0-9), a does not begin with a decimal digit. |
| S      | Some ins | tructions offer a choice of operands. These are grouped as follows:<br>regaddr:   |
|        |          | regrs1<br>regrs1 + regrs2   |
|        |          | address:  |
|        |          | regrs1<br>regrs1 + regrs2<br>regrs1 + simm13<br>regrs1 - simm13<br>simm13<br>simm13 + regrs1  |
|        |          | reg_or_imm:   |
|        |          | regrs1<br>simm13  |


### **Instruction Mnemonics**

*Figure 1.* illustrates the mnemonics used to describe the SPARC instruction set. Note that some combinations possible in Figure 1. do not correspond to valid instructions (such as store signed or floating-point convert extended to extended). Refer to the instruction summary on PageBreak 7 for a list of valid SPARC instructions.





Figure 1. SPARC Instruction Mnemonic Summary




SPARC

### Definitions

This section provides a detailed definition for each ERC 32 instruction. Each definition includes: the instruction operation; suggested assembly language syntax; a description of the salient features, restrictions and trap conditions; a list of synchronous or floating-point\coprocessor traps which can occur as a consequence of executing the instruction; and the instruction format and op codes. Instructions are defined in alphabetical order with the instruction mnemonic shown in large bold type at the top of the PageBreak for easy reference. The instruction set summary that precedes the definitions, (Table 2), groups the instructions by type.

*Table 1.* identifies the abbreviations and symbols used in the instruction definitions. An example of how some of the description notations are used is given below in *Figure 2.* Register names, labels and other aspects of the syntax used in these instructions are described in the previous section.

Figure 2. Instruction Description



**Description** :The LDD instruction moves a doubleword from memory into a destination register pair, r[rd] and r[rd+1]. The effective memory address is derived by summing the contents of r[rs1] and either the....





| Symbol              | Description  |
|---------------------|--|
| а                   | Instruction field that controls instruction annulling during control transfers                                       |
| AND, OR XOR, etc.   | AND, OR, XOR, etc operators  |
| asr_reg             | Any implemented ASR (Ancillary State )   |
| c                   | The icc carry bit  |
| ссс                 | The coprocessor condition code field of the CCSR   |
| CONCAT              | Concatenate  |
| cond                | Instruction field that selects the condition code test for branches  |
| creg                | Communication Coprocessor Register : can be %ccsr, %ccfr, %ccpr, %cccrc  |
| CWP                 | PSR's Current Window Pointer field   |
| disp22              | Instruction field that contains the 22-bit sign-extended displacement for branches                                   |
| ET                  | PSR's Enable Traps bit   |
| i                   | Instruction field that selects rs2 or sign_extend(simm13) as the second operand                                      |
| icc                 | The integer condition code field of the PSR  |
| imm22               | Instruction field that contains the 22-bit constant used by SETHI  |
| n                   | The icc negative bit   |
| not                 | Logical complement operator  |
| nPC                 | next Program Counter   |
| орс                 | Instruction field that specifies the count for Coprocessor-operate instructions                                      |
| operand2            | Either r[rs2] or sign_extend(simm13)   |
| PC                  | Program Counter  |
| pS                  | PSR's previous Supervisor bit  |
| PSR                 | Processor State Register   |
| r[15]               | A directly addressed register (could be floating-point or coprocessor)   |
| rd                  | Instruction field that specifies the destination register (except for store)   |
| r[rd]               | Depending on context, the integer register (or its contents) specified by the instruction field, e.g. , rd, rs1, rs2 |
| r[rd]<31>           | <> are used to specify bit fields of a particular register or I/O signal   |
| [r[rs1] + r[rs2]]   | The contents of the address specified by r[rs1] + r[rs2]   |
| rs1                 | Instruction field that specifies the source 1 register   |
| rs2                 | Instruction field that specifies the source 2 register   |
| S                   | PSR's Supervisor bit   |
| shcnt               | Instruction field that specifies the count for shift instructions  |
| sign_extend(simm13) | Instruction field that contains the 13-bit, sign-extended immediate value  |
| Symbol              | Description  |
| TBR                 | Trap Base Register   |
| tt                  | TBR's trap type field  |
| uf                  | Floating-point exception : underflow   |
| V                   | The icc overflow bit   |

| Symbol   | Description                       |
|----------|-----------------------------------|
| WIM      | Window Invalid Mask register      |
| Y        | Y Register                        |
| Z        | The icc zero bit                  |
| -        | Subtract                          |
| х        | Multiply                          |
| /        | Divide                            |
| <        | Replaced by                       |
| 7FFFFF H | Hexadecimal number representation |
| +        | Add                               |





| Table 2. | Instruction Set Summary |
|----------|-------------------------|
|----------|-------------------------|

|                                 | Name   |   | Operation  |                              |
|---------------------------------|--|---|--|------------------------------|
| r                               |  | Land Cinerad Duty   | Operation  | Cycles                       |
|                                 | LDSB(LDSBA*)<br>LDSH(LDSHA*)<br>LDUB(LDUBA*)<br>LDUH(LDUHA*)                       | Load Signed Byte<br>Load Signed Halfword<br>Load Unsigned Byte<br>Load Unsigned Halfword  | (from Alternate Space)<br>(from Alternate Space)<br>(from Alternate Space)<br>(from Alternate Space)                 | 2<br>2<br>2                  |
|                                 | LD(LDA*)<br>LDD(LDDA*)   | Load Word<br>Load Doubleword  | (from Alternate Space)<br>(from Alternate Space)   | 2<br>2<br>3                  |
| Ictions                         | LDF<br>LDDF<br>LDFSR   | Load Floating Point<br>Load Double Floating Point<br>Load Floating Point StateRegister  |  | 2<br>3<br>2                  |
| e Instru                        | LDC<br>LDDC<br>LDCSR   | Load Coprocessor<br>Load Double Coprocessor<br>Load Coprocessor State Register  |  | 2<br>3<br>2                  |
| Load and Store Instructions     | STB(STBA*)<br>STH(STHA*)<br>ST(STA*)<br>STD(STDA*)                                 | Store Byte<br>Store Halfword<br>Store Word<br>Store Doubleword  | (into Alternate Space)<br>(into Alternate Space)<br>(into Alternate Space)<br>(into Alternate Space)                 | 3<br>3<br>3<br>4             |
| Load                            | STF<br>STDF<br>STFSR<br>STDFQ*   | Store Floating Point<br>Store Double Floating Point<br>Store Floating Point State Register<br>Store Double Floating Point Queue |  | 3<br>4<br>3<br>4             |
|                                 | STC<br>STDC<br>STCSR<br>STDCQ*   | Store Coprocessor<br>Store Double Coprocessor<br>Store Coprocessor State Register<br>Store Double Coprocessor Queue             |  | 3<br>4<br>3<br>4             |
|                                 | LDSTUB(LDSTUBA*)<br>SWAP(SWAPA*)   | Atomic Load/Store Unsigned Byte<br>Swap r Register with Memory  | (in Alternate Space)<br>(in Alternate Space)   | 4                            |
|                                 | ADD(ADDcc)<br>ADDX(ADDXcc)   | Add<br>Add with Carry   | (and modify icc)<br>(and modify icc)   | 1<br>1                       |
| ft                              | TADDcc(TADDccTV)<br>SUB(SUBcc)<br>SUBX(SUBXcc)                                     | Tagged Add and modify icc<br>Subtract<br>Subtract with Carry  | (and Trap on overflow)<br>(and modify icc)<br>(and modify icc)   | 1                            |
| al/Shi                          | TSUBcc(TSUBccTV)<br>MULScc   | Tagged Subtract and modify icc<br>Multiply Step and modifyicc   | (and Trap on overflow)   | <u> </u>                     |
| Arithmetic/Logical/Shift        | AND(ANDcc)<br>ANDN(ANDNcc)<br>OR(ORcc)<br>ORN(ORNcc)<br>XOR(XORcc)<br>XNOR(XNORcc) | And<br>And Not<br>Inclusive Or<br>Inclusive Or Not<br>Exclusive Or<br>Exclusive Nor   | (and modify icc)<br>(and modify icc)<br>(and modify icc)<br>(and modify icc)<br>(and modify icc)<br>(and modify icc) | 1<br>1<br>1<br>1<br>1<br>1   |
| Ar                              | SLL<br>SRL<br>SRA  | Shift Left Logical<br>Shift Right Logical<br>Shift Right Arithmetic   |  | 1<br>1<br>1                  |
|                                 | SETHI<br>SAVE<br>RESTORE   | Set High 22 Bits of r Register<br>Save caller's window<br>Restore caller's window   |  | 1                            |
| er                              | Bicc<br>FBicc<br>CBccc   | Branch on Integer Condition Codes<br>Branch on Floating PointCondition C<br>Branch on Coprocessor Condition C                   |  | 1<br>1**<br>1**<br>1**       |
| Control<br>Transfer             | CALL<br>JMPL   | Call Jump and Link  |  | 1**<br>1**<br>2**            |
| Ύ⊢                              | RETT<br>Ticc   | Return from Trap<br>Trap on Integer Condition Codes   |  | 2**<br>2**<br>1 (4 if Taken) |
| ters                            | RDY<br>RDPSR*<br>RDWIM*  | Read Y Register<br>Read Processor State Register<br>Read Window Invalid Mask  |  | 1                            |
| Read/Write<br>Control Registers | RDTBR*<br>WRY  | Read Trap Base Register<br>Write Y Register   |  | 1<br>1<br>1                  |
| Rea                             | WRPSR*<br>WRWIM*   | Write Processor State Register<br>Write Window Invalid Mask   |  | 1<br>1                       |
| ŭ                               | WRTBR*<br>UNIMP  | Write Trap Base Register<br>Unimplemented Instruction   |  | 1                            |
|                                 | I IFLUSH   | I INSTRUCTION GACHE FILISO  |  |                              |
| FP<br>Ops                       | IFLUSH<br>FPop   | Instruction Cache Flush<br>Floating Point Unit Operations   |  | 1 to Launch                  |

\* privileged instruction

\*\* assuming delay slot is filled with useful instruction

| ADD                  | Add                                    |                            |   |                         |  |
|----------------------|--|----------------------------|---|-------------------------|--|
| Operation:           | r[rd] <del> -</del> r[rs1] +           | (r[rs2] or sign extnd(sin  | nm13))  |                         |  |
| Assembler<br>Syntax: | add regrs1, reg_c                      | or_imm, regrd              |   |                         |  |
| Description:         | either the content<br>extended immedia | s of r[rs2] if the instruc | of the register named in the tegister named in the tegister named in the tegister, of in the instruction if <i>i</i> equated. | or to the 13-bit, sign- |  |
| Traps:               | none                                   |                            |   |                         |  |
| Format:              |  |                            |   |                         |  |
|                      | 31 30 29 2                             | 25 24 19 18                | 14 13 12  | 5 4 0                   |  |
|                      | 1 0 rd                                 | 000 000 rs1                | i=0 ignored   | rs2                     |  |
|                      | 31 30 29 2                             | 5 24 19 18                 | 14 13 12  | 0                       |  |
|                      | 10 rd                                  | 000 000 rs1                | i=1 si  | mm13                    |  |





| ADDcc                | Add and modify icc   |  |  |  |  |
|----------------------|--|--|--|--|--|
| Operation:           | $ r[rd] \leftarrow r[rs1] + operand2, where operand2 = (r[rs2] \text{ or sign extnd(simm13)}) $ $ n \leftarrow r[rd]<31> $ $ z \leftarrow if r[rd] = 0 \text{ then 1, else 0} $ $ v \leftarrow (r[rs1]<31> \text{ AND operand2}<31> \text{ AND not } r[rd]<31>) $ $ OR (not r[rs1]<31> \text{ AND not operand2}<31> \text{ AND } r[rd]<31>) $ $ c \leftarrow (r[rs1]<31> \text{ AND operand2}<31>) $ $ OR (not r[rd]<31> \text{ AND operand2}<31>) $ $ OR (not r[rd]<31> \text{ AND } (r[rs1]<31> \text{ OR operand2}<31>) $ |  |  |  |  |
| Assembler<br>Syntax: | addcc regrs1, reg_or_imm, regrd  |  |  |  |  |
| Description:         | ADDcc adds the contents of r[rs1] to either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or to a 13-bit, sign-extended immediate operand if <i>i</i> equals one. The result is placed in the register specified in the <i>rd</i> field. In addition, ADDcc modifies all the integer condition codes in the manner described above.  |  |  |  |  |
| Traps:               | none   |  |  |  |  |
| Format:              |  |  |  |  |  |
|                      | 31 30 29       25 24       19 18       14 13 12       5 4       0         1 0       rd       0 1 0 0 0 0       rs1       i=0       ignored       rs2         31 30 29       25 24       19 18       14 13 12       0   |  |  |  |  |

| 31 30 | 29 2 | 25 24 | 19   | 18  | 14 | 13  | 12 0   |
|-------|------|-------|------|-----|----|-----|--------|
| 1 0   | rd   | 0 1   | 0000 | rs1 |    | i=1 | simm13 |

| ADDX                 | Add with Carry   |
|----------------------|--|
| Operation:           | $r[rd] \rightarrow r[rs1] + (r[rs2] \text{ or sign extnd(simm13)}) + c$  |
| Assembler<br>Syntax: | addx regrs1, reg_or_imm, regrd   |
| Description:         | ADDX adds the contents of r[rs1] to either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or to a 13-bit, sign-extended immediate operand if <i>i</i> equals one. It then adds the PSR's carry bit ( <i>c</i> ) to that result. The final result is placed in the register specified in the <i>rd</i> field.  |
| Traps:               | none   |
| Format:              | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       0       rd       0       0       1       0       rs1       i=0       ignored       rs2         31       30       29       25       24       19       18       14       13       12       0         1       0       rd       0       0       1       0       rs1       i=1       simm13 |





| ADDXcc                            | Add with Carry and modify icc   |  |  |  |  |  |
|-----------------------------------|---|--|--|--|--|--|
| Operation:                        | $ r[rd] \leftarrow r[rs1] + operand2 + c, where operand2 = (r[rs2] or sign extnd(simm13)) n \leftarrow r[rd]<31> z \leftarrow if r[rd] = 0 then 1, else 0 v \leftarrow (r[rs1]<31> AND operand2<31> AND not r[rd]<31>) OR (not r[rs1]<31> AND not operand2<31> AND r[rd]<31>) c \leftarrow (r[rs1]<31> AND operand2<31>) OR (not r[rd]<31> AND (r[rs1]<31> OR operand2<31>)) $  |  |  |  |  |  |
| Assembler<br>Syntax:              | addxcc regrs1, reg_or_imm, regrd  |  |  |  |  |  |
| Description:                      | ADDXcc adds the contents of r[rs1] to either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or to a 13-bit, sign-extended immediate operand if <i>i</i> equals one. It then adds the PSR's carry bit ( <i>c</i> ) to that result. The final result is placed in the register specified in the <i>rd</i> field. ADDXcc also modifies all the integer condition codes in the manner described above.   |  |  |  |  |  |
| Traps:                            | none  |  |  |  |  |  |
| Format:                           |   |  |  |  |  |  |
|                                   | 1 0 rd 011000 rs1 i=0 ignored rs2   |  |  |  |  |  |
|                                   |   |  |  |  |  |  |
| Syntax:<br>Description:<br>Traps: | OR (not r[rd]<31> AND (r[rs1]<31> OR operand2<31>))<br>addxcc regrs1, reg_or_imm, regrd<br>ADDXcc adds the contents of r[rs1] to either the contents of r[rs2] if the instruction's <i>i</i> bit<br>equals zero, or to a 13-bit, sign-extended immediate operand if <i>i</i> equals one. It then<br>adds the PSR's carry bit ( <i>c</i> ) to that result. The final result is placed in the register spec-<br>ified in the <i>rd</i> field. ADDXcc also modifies all the integer condition codes in the manner<br>described above.<br>none<br>$\frac{31 \ 30 \ 29 \ 25 \ 24 \ 19 \ 18 \ 14 \ 13 \ 12 \ 5 \ 4 \ 0}{1 \ 0 \ rd \ 0 \ 1 \ 10 \ 0 \ rs1 \ i=0 \ ignored \ rs2}$ |  |  |  |  |  |

| AND                  | And  |
|----------------------|--|
| Operation:           | r[rd] — r[rs1] AND (r[rs2] or sign extnd(simm13))  |
| Assembler<br>Syntax: | and regrs1, reg_or_imm, regrd  |
| Description:         | This instruction does a bitwise logical AND of the contents of register r[rs1] with either the contents of r[rs2] (if if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if if bit field i=1). The result is stored in register r[rd]. |
| Traps:               | none   |
| Format:              |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |
|                      | 1 0 rd 0 0 0 0 0 1 rs1 i=0 ignored rs2   |
|                      |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>   |
|                      | 1         0         rd         0         0         0         1         i=1         simm13  |





### And and modify icc

**Operation:** r[rd] - r[rs1] AND (r[rs2] or sign extnd(simm13)) n - r[rd]<31> z - if r[rd] =0 then 1, else 0 v 🗕 0 c → 0 Assembler andcc regrs1, reg\_or\_imm, regrd

none

This instruction does a bitwise logical AND of the contents of register r[rs1] with either the contents of r[rs2] (if if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if if bit field i=1). The result is stored in register r[rd]. ANDcc also modifies all the integer condition codes in the manner described above.

#### Traps:

Syntax:

**Description:** 

Format:

| 3 | 1 | 30 | 29 |    | 25 | 24    | 19  | 18 |     | 14 | 13  | 12      | 5 4    | 4   | 0 |
|---|---|----|----|----|----|-------|-----|----|-----|----|-----|---------|--------|-----|---|
|   | 1 | 0  |    | rd |    | 01000 | 1   |    | rs1 |    | i=0 | ignored |        | rs2 |   |
| 3 | 1 | 30 | 29 |    | 25 | 24    | 19  | 18 |     | 14 | 13  | 12      |        |     | 0 |
|   | 1 | 0  |    | rd |    | 01000 | ) 1 |    | rs1 |    | i=1 |         | simm13 | 3   |   |

| ANDN                 | And Not  |
|----------------------|--|
| Operation:           | r[rd] → r[rs1] AND (r[rs2] or sign extnd(simm13))  |
| Assembler<br>Syntax: | andn regrs1, reg_or_imm, regrd   |
| Description:         | ANDN does a bitwise logical AND of the contents of register r[rs1] with the logical com-<br>pliment (not) of either r[rs2] (if if bit field i=0) or the 13-bit, sign-extended immediate<br>value contained in the instruction (if if bit field i=1). The result is stored in register r[rd]. |
| Traps:               | none   |
| Format:              |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |
|                      | 1 0 rd 0 0 0 1 0 1 rs1 i=0 ignored rs2   |
|                      | 31 30 29 25 24 19 18 14 13 12 0  |
|                      | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$  |





| ANDNcc               | And Not and modify icc   |
|----------------------|--|
| Operation:           | r[rd] - r[rs1] AND (r[rs2] or sign extnd(simm13))<br>n - r[rd] < 31 ><br>z - if r[rd] = 0 then 1, else 0<br>v - 0<br>c - 0   |
| Assembler<br>Syntax: | andncc regrs1, reg_or_imm, regrd   |
| Description:         | ANDNcc does a bitwise logical AND of the contents of register r[rs1] with the logical compliment (not) of either r[rs2] (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register r[rd]. ANDNcc also modifies all the integer condition codes in the manner described above. |
| Traps:               | none   |
| Format:              |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |
|                      | 1 0 rd 010101 rs1 i=0 ignored rs2  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>   |

rs1

i=1

simm13

1 0

rd

**SPARC** 

| Bicc                 | Integer Conditional Branch   |
|----------------------|--|
| Operation:           | PC $\leftarrow$ nPC<br>If condition true then nPC $\leftarrow$ PC + (sign extnd(disp22) x 4)<br>else nPC $\leftarrow$ nPC + 4  |
| Assembler<br>Syntax: | ba{,a} <i>label</i><br>bn{,a} <i>label</i><br>bne{,a} <i>label</i> synonym: bnz<br>be{,a} <i>label</i> synonym: bz<br>bg{,a} <i>label</i><br>ble{,a} <i>label</i><br>ble{,a} <i>label</i><br>ble{,a} <i>label</i><br>ble{,a} <i>label</i><br>ble{,a} <i>label</i><br>ble{,a} <i>label</i><br>ble{,a} <i>label</i><br>bleu{,a} <i>label</i><br>bleu{,a} <i>label</i><br>bleu{,a} <i>label</i><br>bleu{,a} <i>label</i><br>bcc{,a} <i>label</i> synonym: blu<br>bpos{,a} <i>label</i><br>bneg{,a} <i>label</i><br>bvc{,a} <i>label</i><br>bvc{,a} <i>label</i> |
|                      | Note: The instruction's annul bit field, <i>a</i> , is set by appending ",a" after the branch name. If it is not appended, the <i>a</i> field is automatically reset. ",a" is shown in braces because it is optional.  |
| Description:         | The Bicc instructions (except for BA and BN) evaluate specific integer condition code combinations (from the PSR's <i>icc</i> field) based on the branch type as specified by the value in the instruction's <i>cond</i> field. If the specified combination of condition codes evaluates as true, the branch is taken, causing a delayed, PC-relative control transfer to the address (PC + 4) + (sign extnd(disp22) x 4). If the condition codes evaluate as false, the branch is not taken.   |
|                      | If the branch is not taken, the annul bit field ( <i>a</i> ) is checked. If <i>a</i> is set, the instruction immediately following the branch instruction (the delay instruction) <i>is not</i> executed (i.e., it is annulled). If the annul field is zero, the delay instruction <i>is</i> executed. If the branch is taken, the annul field is ignored, and the delay instruction is executed.  |
|                      | Branch Never (BN) executes like a NOP, except it obeys the annul field with respect to its delay instruction.  |
|                      | Branch Always (BA), because it always branches regardless of the condition codes, would normally ignore the annul field. Instead, it follows the same annul field rules: if $a=1$ , the delay instruction is annulled; if $a=0$ , the delay instruction is executed.   |
|                      | The delay instruction following a Bicc (other than BA) should not be a delayed-control-<br>transfer instruction. The results of following a Bicc with another delayed control transfer<br>instruction are implementation-dependent and therefore unpredictable.  |





| Traps:   |       | none   |                     |  |  |
|----------|-------|--|---------------------|--|--|
| Mnemonic | Cond. | Operation  | icc Test            |  |  |
| BN       | 0000  | Branch Never   | No test             |  |  |
| BE       | 0001  | Branch on Equal  | Z                   |  |  |
| BLE      | 0010  | Branch on Less or Equal                                    | z OR (n XOR v)      |  |  |
| BL       | 0011  | Branch on Less   | n XOR v             |  |  |
| BLEU     | 0100  | Branch on Less or Equal, Unsigned                          | c OR z              |  |  |
| BCS      | 0101  | Branch on Carry Set<br>(Less than, Unsigned)               | с                   |  |  |
| BNEG     | 0110  | Branch on Negative   | n                   |  |  |
| BVS      | 0111  | Branch on oVerflow Set                                     | v                   |  |  |
| ВА       | 1000  | Branch Always  | No test             |  |  |
| BNE      | 1001  | Branch on Not Equal  | not z               |  |  |
| BG       | 1010  | Branch on Greater  | not(z OR (n XOR v)) |  |  |
| BGE      | 1011  | Branch on Greater or Equal                                 | not(n XOR v)        |  |  |
| BGU      | 1100  | Branch on Greater, Unsigned                                | not(c OR z)         |  |  |
| BCC      | 1101  | Branch on Carry Clear<br>(Greater than or Equal, Unsigned) | not c               |  |  |
| BPOS     | 1110  | Branch on Positive   | not n               |  |  |
| BVC      | 1111  | Branch on oVerflow Clear                                   | not v               |  |  |

| <u>31 30 29</u> | 28 25 | 24 22 | 21 0   |
|-----------------|-------|-------|--------|
| 00 a            | cond. | 010   | disp22 |

| CALL                 | Call  |
|----------------------|---|
| Operation:           | r[15]   |
| Assembler<br>Syntax: | call <i>label</i>   |
| Description:         | The CALL instruction causes a delayed, unconditional, PC-relative control transfer to the address (PC + 4) + (disp30 x 4). The CALL instruction does not have an annul bit, therefore the delay slot instruction following the CALL instruction is always executed. CALL first writes its return address (PC) into the <i>outs</i> register, r[15], and then adds 4 to the PC. The 32-bit displacement which is added to the new PC is formed by appending two low-order zeros to the 30-bit word displacement contained in the instruction. Consequently, the target address can be anywhere in the ERC 32's user or supervisor address space. |
|                      | If the instruction following a CALL uses register r[15] as a source operand, hardware interlocks add a one cycle delay.   |
|                      | <i>Programming note:</i> a register-indirect CALL can be constructed using a JMPL instruction with <i>rd</i> set to 15.   |
| Traps:               | none  |
| Format:              |   |
|                      | 31 30 29 0  |

| <u>31 30</u> | 29     |
|--------------|--------|
| 01           | disp30 |





| СВссс                | Coprocessor Conditional Branch   |
|----------------------|--|
| Operation:           | PC $\leftarrow$ nPC<br>If condition true then nPC $\leftarrow$ PC + (sign extnd(disp22) x 4)<br>else nPC $\leftarrow$ nPC + 4  |
| Assembler<br>Syntax: | cba{,a} <i>label</i><br>cbn{,a} <i>label</i><br>cb3{,a} <i>abel</i><br>cb2{,a} <i>abel</i><br>cb23{,a} <i>label</i><br>cb1{,a} <i>label</i><br>cb13{,a} <i>label</i><br>cb13{,a} <i>label</i><br>cb123{,a} <i>label</i><br>cb123{,a} <i>label</i><br>cb03{,a} <i>label</i><br>cb03{,a} <i>label</i><br>cb02{,a} <i>label</i><br>cb02{,a} <i>label</i><br>cb013{,a} <i>label</i><br>cb013{,a} <i>label</i><br>cb012{,a} <i>label</i><br>cb012{,a} <i>label</i>  |
| Description:         | not appended, the <i>a</i> field is automatically reset. ",a" is shown in braces because it is optional.<br>The CBccc instructions (except for CBA and CBN) evaluate specific coprocessor condition code combinations (from the CCC<1:0> inputs) based on the branch type as specified by the value in the instruction's <i>cond</i> field. If the specified combination of condition codes evaluates as true, the branch is taken, causing a delayed, PC-relative control transfer to the address (PC + 4) + (sign extnd(disp22) x 4). If the condition codes evaluate as false, the branch is not taken.   |
|                      | If the branch is not taken, the annul bit field ( <i>a</i> ) is checked. If <i>a</i> is set, the instruction immediately following the branch instruction (the delay instruction) <i>is not</i> executed (i.e., it is annulled). If the annul field is zero, the delay instruction <i>is</i> executed. If the branch is taken, the annul field is ignored, and the delay instruction is executed. If the branch is taken, the annul field is ignored, and the delay instruction is executed. If the branch is delay instruction.<br>Branch Never (CBN) executes like a NOP, except it obeys the annul field with respect to its delay instruction.<br>Branch Always (CBA), because it always branches regardless of the condition codes, would normally ignore the annul field. Instead, it follows the same annul field rules: if $a=1$ , the delay instruction is annulled; if $a=0$ , the delay instruction is executed.<br>To prevent misapplication of the condition codes, a non-coprocessor instruction must immediately precede a CBccc instruction. |

### Traps:

#### cp\_disabled

cp\_exception

| Mnemonic | cond. | CCC<1:0> test |
|----------|-------|---------------|
| CBN      | 0000  | Never         |
| CB123    | 0001  | 1 or 2 or 3   |
| CB12     | 0010  | 1 or 2        |
| CB13     | 0011  | 1 or 3        |
| CB1      | 0100  | 1             |
| CB23     | 0101  | 2 or 3        |
| CB2      | 0110  | 2             |
| CB3      | 0111  | 3             |
| СВА      | 1000  | Always        |
| CB0      | 1001  | 0             |
| CB03     | 1010  | 0 or 3        |
| CB02     | 1011  | 0 or 2        |
| CB023    | 1100  | 0 or 2 or 3   |
| CB01     | 1101  | 0 or 1        |
| CB013    | 1110  | 0 or 1 or 3   |
| CB012    | 1111  | 0 or 1 or 2   |

#### Format:

| <u>31 30</u> | 29 | 28 25 | 24 2 | 2 21 | 0      |
|--------------|----|-------|------|------|--------|
| 0 0          | а  | cond. | 111  |      | disp22 |





| СРор                 | Coprocessor Operate  |  |  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|--|--|
| Operation:           | Dependent on Coprocessor implementation  |  |  |  |  |  |  |  |
| Assembler<br>Syntax: | Unspecified  |  |  |  |  |  |  |  |
| Description:         | CPop1 and CPop2 are the instruction formats for coprocessor operate instructions. The <i>op3</i> field for CPop1 is 110110; for CPop2 it's 110111. The coprocessor operations themselves are encoded in the <i>opc</i> field and are dependent on the coprocessor implementation. Note that this does not include load/store coprocessor instructions, which fall into the integer unit's load/store instruction category. |  |  |  |  |  |  |  |
|                      | All CPop instructions take all operands from, and return all results to, the coprocessor's registers. The data types supported, how the operands are aligned, and whether a CPop generates a cp_exception trap are Coprocessor dependent.  |  |  |  |  |  |  |  |
|                      | A CPop instruction causes a cp_disabled trap if the PSR's EC bit is reset or if no copro-<br>cessor is present.  |  |  |  |  |  |  |  |
| Traps:               | cp_disabled<br>cp_exception  |  |  |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 5 4 0</u>  |  |  |  |  |  |  |  |
|                      | 1 0 rd 110110 rs1 opc rs2  |  |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 5 4 0</u>  |  |  |  |  |  |  |  |

| \$<br>31 | 30 | 29 | 25 | 24  | 19  | 18  | 14 | 13 |     | 5 | 4   |
|----------|----|----|----|-----|-----|-----|----|----|-----|---|-----|
| 1        | 0  | rd |    | 110 | 111 | rs1 |    |    | орс |   | rs2 |
|          |    |    |    |     |     |     |    |    |     |   |     |

SPARC

| FABSs                | Absolute Value Single<br>(FPU Instruction Only)   |
|----------------------|---|
| Operation:           | f[rd]s ← f[rs2]s AND 7FFFFFF H  |
| Assembler<br>Syntax: | fabss fregrs2, fregrd   |
| Description:         | The FABSs instruction clears the sign bit of the word in f[rs2] and places the result in f[rd]. It does not round.  |
|                      | Since rs2 can be either an even or odd register, FABSs can also operate on the high-<br>order words of double and extended operands, which accomplishes sign bit clear for<br>these data types. |
| Traps:               | fp_disabled<br>fp_exception*  |
| Format:              |   |

| <u>31 30 2</u> | 29 25 | 24 19  | 18 14   | 13 5      | 540 |
|----------------|-------|--------|---------|-----------|-----|
| 1 0            | rd    | 110100 | ignored | 000001001 | rs2 |

Note: An attempt to execute any FP instruction will cause a pending FP exception to be recognized by the integer unit





### FADDd Add Double (FPU Instruction Only)

Operation: f[rd]d ← f[rs1]d + f[rs2]d

Assembler Syntax:

**Description:** 

The FADDd instruction adds the contents of f[rs1] CONCAT f[rs1+1] to the contents of f[rs2] CONCAT f[rs2+1] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd] and f[rd+1].

fp\_disabled fp\_exception (of, uf, nv, nx)

faddd fregrs1, fregrs2, fregrd

Format:

Traps:

| <u>31 30</u> | 29 | 25 24 | 19 <sup>-</sup> | 18  | 14 | 13        | 54  | 0 |
|--------------|----|-------|-----------------|-----|----|-----------|-----|---|
| 1 0          | rd | 110   | 00              | rs1 |    | 001000010 | rs2 | 2 |

# 24 SPARC

| FADDs                | Add Single<br>(FPU Instruction Only)   |  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|--|
| Operation:           | f[rd]s → f[rs1]s + f[rs2]s   |  |  |  |  |  |  |
| Assembler<br>Syntax: | fadds fregrs1, fregrs2, fregrd   |  |  |  |  |  |  |
| Description:         | The FADDs instruction adds the contents of f[rs1] to the contents of f[rs2] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd]. |  |  |  |  |  |  |
| Traps:               | fp_disabled<br>fp_exception (of, uf, nv, nx)   |  |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 5 4 0</u>  |  |  |  |  |  |  |
|                      | 1 0         rd         110100         rs1         001000001         rs2  |  |  |  |  |  |  |





# **FADDx**

### Add Extended (FPU Instruction Only)

faddx fregrs1, fregrs2, fregrd

**Operation:**  $f[rd]x \leftarrow f[rs1]x + f[rs2]x$ 

Assembler Syntax:

**Description:** 

The FADDx instruction adds the contents of f[rs1] CONCAT f[rs1+1] CONCAT f[rs1+2] to the contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd], f[rd+1], and f[rd+2].

Traps:

fp\_disabled fp\_exception (of, uf, nv, nx)

### Format:

| 31 30 | 29 | 25 2 | 24 19  | 18  | 14 | 13        | 54  | 0 |
|-------|----|------|--------|-----|----|-----------|-----|---|
| 1 0   | rd |      | 110100 | rs1 |    | 001000011 | rs2 |   |

# SPARC

| FBfcc                | Floating-Point Conditional Branch   |
|----------------------|---|
| Operation:           | PC $\leftarrow$ nPC<br>If condition true then nPC $\leftarrow$ PC + (sign extnd(disp22) x 4)<br>else nPC $\leftarrow$ nPC + 4   |
| Assembler<br>Syntax: | fba{,a} <i>label</i><br>fbn{,a} <i>label</i><br>fbu{,a} <i>label</i><br>fbu{,a} <i>label</i><br>fbu{,a} <i>label</i><br>fbu{,a} <i>label</i><br>fbu{,a} <i>label</i><br>fbu{,a} <i>label</i><br>fbu{,a} <i>labels</i><br>fbne{,a} <i>labels</i><br>fbne{,a} <i>labels</i><br>fbne{,a} <i>labels</i><br>fbue{,a} <i>label</i><br>fbue{,a} <i>la</i> |
| Description:         | optional.<br>The FBfcc instructions (except for FBA and FBN) evaluate specific floating-point condi-<br>tion code combinations (from the FCC<1:0> inputs) based on the branch type, as<br>specified by the value in the instruction's <i>cond</i> field. If the specified combination of con-<br>dition codes evaluates as true, the branch is taken, causing a delayed, PC-relative<br>control transfer to the address (PC + 4) + (sign extnd(disp22) x 4). If the condition codes<br>evaluate as false, the branch is not taken.<br>If the branch is not taken, the annul bit field ( <i>a</i> ) is checked. If <i>a</i> is set, the instruction<br>immediately following the branch instruction (the delay instruction) <i>is not</i> executed (i.e.,<br>it is annulled). If the annul field is zero, the delay instruction is executed. If the branch is<br>taken, the annul field is ignored, and the delay instruction is executed.<br>Branch Never (FBN) executes like a NOP, except it obeys the annul field with respect to<br>its delay instruction.<br>Branch Always (FBA), because it always branches regardless of the condition codes,<br>would normally ignore the annul field. Instead, it follows the same annul field rules: if<br><i>a</i> =1, the delay instruction is annulled; if <i>a</i> =0, the delay instruction is executed.<br>To prevent misapplication of the condition codes, a non-floating-point instruction must<br>immediately precede an FBfcc instruction.   |





| Traps: | fp_disabled<br>fp_exception* |
|--------|------------------------------|
|        | 1 - 1                        |

| Mnemonic | Cond. | Operation                               | fcc Test    |
|----------|-------|---|-------------|
| FBN      | 0000  | Branch Never                            | no test     |
| FBNE     | 0001  | Branch on Not Equal                     | U or L or G |
| FBLG     | 0010  | Branch on Less or Greater               | L or G      |
| FBUL     | 0011  | Branch on Unordered or Less             | U or L      |
| FBL      | 0100  | Branch on Less                          | L           |
| FBUG     | 0101  | Branch on Unordered or Greater          | U or G      |
| FBG      | 0110  | Branch on Greater                       | G           |
| FBU      | 0111  | Branch on Unordered                     | U           |
| FBA      | 1000  | Branch Always                           | no test     |
| FBE      | 1001  | Branch on Equal                         | E           |
| FBUE     | 1010  | Branch on Unordered or Equal            | U or E      |
| FBGE     | 1011  | Branch on Greater or Equal              | G or E      |
| FBUGE    | 1100  | Branch on Unordered or Greater or Equal | U or G or E |
| FBLE     | 1101  | Branch on Less or Equal                 | L or E      |
| FBULE    | 1110  | Branch on Unordered or Less or<br>Equal | U or L or E |
| FBO      | 1111  | Branch on Ordered                       | L or G or E |

#### Format:

| 31 30 | 29 | 28 2  | 25 | 24  | 22 | 21     | 0 |
|-------|----|-------|----|-----|----|--------|---|
| 00    | а  | cond. |    | 110 |    | disp22 |   |

Note: An attempt to execute any FP instruction will cause a pending FP exception to be recognized by the integer unit

**SPARC** 

| FCMP | d |
|------|---|
|------|---|

### Compare Double (FPU Instruction Only)

fcmpd fregrs1, fregrs2

fcc - f[rs1]d COMPARE f[rs2]d

Operation:

Assembler Syntax:

**Description:** 

FCMPd subtracts the contents of f[rs2] CONCAT f[rs2+1] from the contents of f[rs1] CONCAT f[rs1+1] following the ANSI/IEEE 754-1985 standard. The result is evaluated, the FSR's *fcc* bits are set accordingly, and then the result is discarded. The codes are set as follows:

| fcc | relation              |
|-----|-----------------------|
| 0   | fs1 = fs2             |
| 1   | fs1 < fs2             |
| 2   | fs1 > fs2             |
| 3   | fs1 ? fs2 (unordered) |

In this table, fs1 stands for the contents of f[rs1], f[rs1+1] and fs2 represents the contents of f[rs2], f[rs2+1].

Compare instructions are used to set up the floating-point condition codes for a subsequent FBfcc instruction. However, to prevent misapplication of the condition codes, at least one non-floating-point instruction must be executed between an FCMP and a subsequent FBfcc instruction.

FCMPd causes an invalid exception (nv) if either operand is a signaling NaN.

Traps:

fp\_disabled fp\_exception (nv)

| 31 30 29   | 25 24 | 19 18 | 8 14 | 13 5      | 4   | 0 |
|------------|-------|-------|------|-----------|-----|---|
| 1 0 ignore | d 11  | 0101  | rs1  | 001010010 | rs2 |   |





| FCMPEd               | Compare Double and Exception if Unordered<br>(FPU Instruction Only)   |                   |                 |                        |                       |
|----------------------|---|-------------------|-----------------|------------------------|-----------------------|
| Operation:           | fcc 🗕 f[rs1]d   | COMPARE f[I       | s2]d            |                        |                       |
| Assembler<br>Syntax: | fcmped fregrs   | l, fregrs2        |                 |                        |                       |
| Description:         | FCMPEd subtracts the contents of f[rs2] CONCAT f[rs2+1] from the contents of f[rs1] CONCAT f[rs1+1] following the ANSI/IEEE 754-1985 standard. The result is evaluated, the FSR's <i>fcc</i> bits are set accordingly, and then the result is discarded. The codes are set as follows:                  |                   |                 |                        |                       |
|                      | fcc   |                   |                 | Relation               |                       |
|                      | 0   | fs1 = fs2         |                 |                        |                       |
|                      | 1 fs1 < fs2   |                   |                 |                        |                       |
|                      | 2   | fs1 > fs2         |                 |                        |                       |
|                      | 3   | fs1 ? fs2 (unorde | ered)           |                        |                       |
|                      | In this table, fs1 stands for the contents of f[rs1], f[rs1+1] and fs2 represents the con-<br>tents of f[rs2], f[rs2+1].  |                   |                 |                        |                       |
|                      | Compare instructions are used to set up the floating-point condition codes for a subse-<br>quent FBfcc instruction. However, to prevent misapplication of the condition codes, at<br>least one non-floating-point instruction must be executed between an FCMP and a sub-<br>sequent FBfcc instruction. |                   |                 |                        |                       |
|                      | FCMPEd cause  | es an invalid ex  | ception (nv) if | either operand is a si | gnaling or quiet NaN. |
| Traps:               | fp_disabled<br>fp_exception (nv)  |                   |                 |                        |                       |
| Format:              |   |                   |                 |                        |                       |
|                      | <u>31 30 29 25</u>  | 24 19             | 18 14           | 13                     | 540                   |
|                      | 1 0 ignored   | 110101            | rs1             | 001010110              | rs2                   |

**SPARC** 

| <b>FCMI</b> | PEs |
|-------------|-----|
|-------------|-----|

# Compare Single and Exception if Unordered (FPU Instruction Only)

**Operation:** 

fcc 🗕 f[rs1]s COMPARE f[rs2]s

fcmpes fregrs1, fregrs2

Assembler Syntax:

**Description:** 

FCMPEs subtracts the contents of f[rs2] from the contents of f[rs1] following the ANSI/IEEE 754-1985 standard. The result is evaluated, the FSR's *fcc* bits are set accordingly, and then the result is discarded. The codes are set as follows:

| fcc | Relation              |
|-----|-----------------------|
| 0   | fs1 = fs2             |
| 1   | fs1 < fs2             |
| 2   | fs1 > fs2             |
| 3   | fs1 ? fs2 (unordered) |

In this table, fs1 stands for the contents of f[rs1] and fs2 represents the contents of f[rs2].

Compare instructions are used to set up the floating-point condition codes for a subsequent FBfcc instruction. However, to prevent misapplication of the condition codes, at least one non-floating-point instruction must be executed between an FCMP and a subsequent FBfcc instruction.

FCMPEs causes an invalid exception (nv) if either operand is a signaling or quiet NaN.

fp\_disabled fp\_exception (nv)

Format:

Traps:

| <u>31 30</u> | 29 25   | 24 19  | 18 14 | 13 5      | 540 |
|--------------|---------|--------|-------|-----------|-----|
| 1 0          | ignored | 110101 | rs1   | 001010101 | rs2 |





FCMPEx

# Compare Extended and Exception if Unordered (FPU Instruction Only)

**Operation:** 

fcc 🗕 f[rs1]x COMPARE f[rs2]x

fcmpex fregrs1, fregrs2

Assembler Syntax:

**Description:** 

FCMPEx subtracts the contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] from the contents of f[rs1] CONCAT f[rs1+1] CONCAT f[rs1+2] following the ANSI/IEEE 754-1985 standard. The result is evaluated, the FSR's *fcc* bits are set accordingly, and then the result is discarded. The codes are set as follows:

| fcc | Relation              |
|-----|-----------------------|
| 0   | fs1 = fs2             |
| 1   | fs1 < fs2             |
| 2   | fs1 > fs2             |
| 3   | fs1 ? fs2 (unordered) |

In this table, fs1 stands for the contents of f[rs1], f[rs1+1], f[rs1+2] and fs2 represents the contents of f[rs2], f[rs2+1], f[rs2+2].

Compare instructions are used to set up the floating-point condition codes for a subsequent FBfcc instruction. However, to prevent misapplication of the condition codes, at least one non-floating-point instruction must be executed between an FCMP and a subsequent FBfcc instruction.

FCMPEx causes an invalid exception (nv) if either operand is a signaling or quiet NaN.

Traps:

fp\_disabled fp\_exception (nv)

| 31 30 | 29 25   | 24 19  | 18 14 | 13        | 54  | 0 |
|-------|---------|--------|-------|-----------|-----|---|
| 10    | ignored | 110101 | rs1   | 001010111 | rs2 |   |

SPARC

### **FCMPs**

### Compare Single (FPU Instruction Only)

fcmps fregrs1, fregrs2

fcc - f[rs1]s COMPARE f[rs2]s

**Operation:** 

Assembler Syntax:

**Description:** 

FCMPs subtracts the contents of f[rs2] from the contents of f[rs1] following the ANSI/IEEE 754-1985 standard. The result is evaluated, the FSR's *fcc* bits are set accordingly, and then the result is discarded. The codes are set as follows:

| fcc | Relation              |
|-----|-----------------------|
| 0   | fs1 = fs2             |
| 1   | fs1 < fs2             |
| 2   | fs1 > fs2             |
| 3   | fs1 ? fs2 (unordered) |

In this table, fs1 stands for the contents of f[rs1] and fs2 represents the contents of f[rs2].

Compare instructions are used to set up the floating-point condition codes for a subsequent FBfcc instruction. However, to prevent misapplication of the condition codes, at least one non-floating-point instruction must be executed between an FCMP and a subsequent FBfcc instruction.

FCMPs causes an invalid exception (nv) if either operand is a signaling NaN.

Traps:

fp\_disabled fp\_exception (nv)

| 31 30 | 29 25   | 24 19  | 18 14 | 13 5      | 4 0 |
|-------|---------|--------|-------|-----------|-----|
| 1 1   | ignored | 110101 | rs1   | 001010001 | rs2 |





### Compare Extended (FPU Instruction Only)

fcmpx fregrs1, fregrs2

fcc — f[rs1]x COMPARE f[rs2]x

Operation:

Assembler Syntax:

**Description:** 

FCMPx subtracts the contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] from the contents of f[rs1] CONCAT f[rs1+1] CONCAT f[rs1+2] following the ANSI/IEEE 754-1985 standard. The result is evaluated, the FSR's *fcc* bits are set accordingly, and then the result is discarded. The codes are set as follows:

| fcc | Relation              |
|-----|-----------------------|
| 0   | fs1 = fs2             |
| 1   | fs1 < fs2             |
| 2   | fs1 > fs2             |
| 3   | fs1 ? fs2 (unordered) |

In this table, fs1 stands for the contents of f[rs1], f[rs1+1], f[rs1+2] and fs2 represents the contents of f[rs2], f[rs2+1], f[rs2+2].

Compare instructions are used to set up the floating-point condition codes for a subsequent FBfcc instruction. However, to prevent misapplication of the condition codes, at least one non-floating-point instruction must be executed between an FCMP and a subsequent FBfcc instruction.

FCMPx causes an invalid exception (nv) if either operand is a signaling NaN.

Traps:

fp\_disabled fp\_exception (nv)

| <u>31 30</u> | 29      | 25 | 24 | 19     | 18  | 14 | 13        | 5 | 4   | 0 |
|--------------|---------|----|----|--------|-----|----|-----------|---|-----|---|
| 1 0          | ignored |    |    | 110101 | rs1 |    | 001010011 |   | rs2 |   |

| FDIVd                | Divide Double<br>(FPU Instruction Only)   |  |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|--|
| Operation:           | f[rd]d → f[rs1]d / f[rs2]d  |  |  |  |  |  |  |
| Assembler<br>Syntax: | fdivd fregrs1, fregrs2, fregrd  |  |  |  |  |  |  |
| Description:         | The FDIVd instruction divides the contents of f[rs1] CONCAT f[rs1+1] by the contents of f[rs2] CONCAT f[rs2+1] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd] and f[rd+1]. |  |  |  |  |  |  |
| Traps:               | fp_disabled<br>fp_exception (of, uf, dz, nv, nx)  |  |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |  |
|                      | 31 30 29       25 24       19 18       14 13       5 4       0         1 0       rd       1 1 0 1 0 0       rs1       0 0 1 0 0 1 1 1 0       rs2   |  |  |  |  |  |  |





| FDIVs                | Divide Single<br>(FPU Instruction Only)   |  |  |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|--|--|
| Operation:           | f[rd]s → f[rs1]s / f[rs2]s  |  |  |  |  |  |  |  |
| Assembler<br>Syntax: | fdivs fregrs1, fregrs2, fregrd  |  |  |  |  |  |  |  |
| Description:         | The FDIVs instruction divides the contents of f[rs1] by the contents of f[rs2] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd]. |  |  |  |  |  |  |  |
| Traps:               | fp_disabled<br>fp_exception (of, uf, dz, nv, nx)  |  |  |  |  |  |  |  |
| Format:              | <u>31 30 29 25 24 19 18 14 13 5 4 0</u>   |  |  |  |  |  |  |  |

1 0

rd

001001101

rs2

rs1

| FDIVx                | Divide Extended<br>(FPU Instruction Only)   |
|----------------------|---|
| Operation:           | f[rd]x → f[rs1]x / f[rs2]x  |
| Assembler<br>Syntax: | fdivx fregrs1, fregrs2, fregrd  |
| Description:         | The FDIVx instruction divides the contents of f[rs1] CONCAT f[rs1+1] CONCAT f[rs1+2] by the contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd], f[rd+1], and f[rd+2]. |
| Traps:               | fp_disabled<br>fp_exception (of, uf, dz, nv, nx)  |
| Format:              |   |
|                      | 31 30 29       25 24       19 18       14 13       5 4       0         1 0       rd       1 1 0 1 0 0       rs1       0 0 1 0 0 1 1 1 1       rs2   |





| FdTOi                | Convert Double to Integer<br>(FPU Instruction Only)  |
|----------------------|--|
| Operation:           | f[rd]i → f[rs2]d   |
| Assembler<br>Syntax: | fdtoi fregrs2, fregrd  |
| Description:         | FdTOi converts the floating-point double contents of f[rs2] CONCAT f[rs2+1] to a 32-bit, signed integer by rounding toward zero as specified by the ANSI/IEEE 754-1985 stan-<br>dard. The result is placed in f[rd]. The rounding direction field ( <i>RD</i> ) of the FSR is ignored. |
| Traps:               | fp_disabled<br>fp_exception (nv, nx)   |
| Format:              |  |

| <u>31 30</u> | 29 | 25 | 24 19  | 18      | 14 | 13        | 54  | 0 |
|--------------|----|----|--------|---------|----|-----------|-----|---|
| 1 0          | rd |    | 110100 | ignored |    | 011010010 | rs2 |   |

| FdTOs                | Convert Double to Single<br>(FPU Instruction Only)   |
|----------------------|--|
| Operation:           | f[rd]s → f[rs2]d   |
| Assembler<br>Syntax: | fdtos fregrs2, fregrd  |
| Description:         | FdTOs converts the floating-point double contents of f[rs2] CONCAT f[rs2+1] to a single-<br>precision, floating-point format as specified by the ANSI/IEEE 754-1985 standard. The<br>result is placed in f[rd]. Rounding is performed according to the rounding direction field<br>( <i>RD</i> ) of the FSR. |
| Traps:               | fp_disabled<br>fp_exception (of, uf, nv, nx)   |
| Format:              |  |

| <u>31 30</u> | 29 | 25 | 24 19  | 18      | 14 | 13        | 54 | Ļ ( | 0 |
|--------------|----|----|--------|---------|----|-----------|----|-----|---|
| 1 0          | rd |    | 110100 | ignored |    | 011000110 |    | rs2 |   |





| FdTOx                | Convert Double to Extended<br>(FPU Instruction Only)   |
|----------------------|--|
| Operation:           | f[rd]x → f[rs2]d   |
| Assembler<br>Syntax: | fdtox fregrs2, fregrd  |
| Description:         | FdTOx converts the floating-point double contents of f[rs2] CONCAT f[rs2+1] to an extended-precision, floating-point format as specified by the ANSI/IEEE 754-1985 stan-<br>dard. The result is placed in f[rd], f[rd+1], and f[rd+2]. Rounding is performed according to the rounding direction ( <i>RD</i> ) and rounding precision ( <i>RP</i> ) fields of the FSR. |
| Traps:               | fp_disabled<br>fp_exception (nv)   |
| Format:              |  |

| 31 30 29 | 25 | 24 19  | 18      | 14 | 13        | 54 | (   | 2 |
|----------|----|--------|---------|----|-----------|----|-----|---|
| 10       | rd | 110100 | ignored |    | 011001110 |    | rs2 |   |

| FiTOd                | Convert Integer to Double<br>(FPU Instruction Only)  |
|----------------------|--|
| Operation:           | f[rd]d → f[rs2]i   |
| Assembler<br>Syntax: | fitod fregrs2, fregrd  |
| Description:         | FiTOd converts the 32-bit, signed integer contents of f[rs2] to a floating-point, double-<br>precision format as specified by the ANSI/IEEE 754-1985 standard. The result is placed<br>in f[rd] and f[rd+1]. |
| Traps:               | fp_disabled<br>fp_exception*   |
| Format:              |  |
|                      | 31 30 29       25 24       19 18       14 13       5 4       0         1 0       rd       1 1 0 1 0 0       ignored       0 1 1 0 0 1 0 0 0       rs2  |





| FiTOs                |                            | nteger to Si<br>ruction Onl  | •     |    |    |    |   |  |  |
|----------------------|----------------------------|--|-------|----|----|----|---|--|--|
| Operation:           | f[rd]s 🗕 f[r               | s2]i   |       |    |    |    |   |  |  |
| Assembler<br>Syntax: | fitos fregrs2              | 2, fregrd  |       |    |    |    |   |  |  |
| Description:         | cision forma               | FiTOs converts the 32-bit, signed integer contents of f[rs2] to a floating-point, single-pre-<br>cision format as specified by the ANSI/IEEE 754-1985 standard. The result is placed in<br>f[rd]. Rounding is performed according to the rounding direction field, <i>RD</i> . |       |    |    |    |   |  |  |
| Traps:               | fp_disabled<br>fp_exceptio | ו (nx)   |       |    |    |    |   |  |  |
| Format:              |                            |  |       |    |    |    |   |  |  |
|                      | 31 30 29                   | 25 24  | 19 18 | 14 | 13 | 54 | 0 |  |  |

| 31 30 | 29 | 25 | 24 1   | 9 18    | 14 | 13        | 5 | 4   | 0 |
|-------|----|----|--------|---------|----|-----------|---|-----|---|
| 1 0   | rd |    | 110100 | ignored |    | 011000100 |   | rs2 |   |

| FiTOx                | Convert Integer to Extended<br>(FPU Instruction Only)  |
|----------------------|--|
| Operation:           | f[rd]x → f[rs2]i   |
| Assembler<br>Syntax: | fitox fregrs2, fregrd  |
| Description:         | FiTOx converts the 32-bit, signed integer contents of f[rs2] to an extended-precision, floating-point format as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd], f[rd+1], and f[rd+2]. |
| Traps:               | fp_disabled<br>fp_exception*   |
| Format:              |  |
|                      | 31 30 29       25 24       19 18       14 13       5 4       0         1 0       rd       1 1 0 1 0 0       ignored       0 1 1 0 0 1 1 0 0       rs2  |

Note: An attempt to execute any FP instruction will cause a pending FP exception to be recognized by the integer unit.





| FMOVs                | Move<br>(FPU Instruct        | ion Only) |         |   |     |  |
|----------------------|------------------------------|-----------|---------|---|-----|--|
| Operation:           | f[rd]s 🗕 f[rs2]s             |           |         |   |     |  |
| Assembler<br>Syntax: | fmovs fregrs2, f             | regrd     |         |   |     |  |
| Description:         |                              |           |         | tent of register f[rs2] to<br>multiple-precision nu |     |  |
| Traps:               | fp_disabled<br>fp_exception* |           |         |   |     |  |
| Format:              |                              |           |         |   |     |  |
|                      | 31 30 29 25                  | 24 19     | 18 14   | 13 5  | 4 0 |  |
|                      | 1 0 rd                       | 110100    | ignored | 000000001   | rs2 |  |

Note: An attempt to execute any FP instruction will cause a pending FP exception to be recognized by the integer unit.

| FMULd                | Multiply Double<br>(FPU Instruction Only)  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|
| Operation:           | f[rd]d → f[rs1]d x f[rs2]d   |  |  |  |  |  |
| Assembler<br>Syntax: | fmuld fregrs1, fregrs2, fregrd   |  |  |  |  |  |
| Description:         | The FMULd instruction multiplies the contents of f[rs1] CONCAT f[rs1+1] by the con-<br>tents of f[rs2] CONCAT f[rs2+1] as specified by the ANSI/IEEE 754-1985 standard and<br>places the results in f[rd] and f[rd+1]. |  |  |  |  |  |
| Traps:               | fp_disabled<br>fp_exception (of, uf, nv, nx)   |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |
|                      | 31 30 29       25 24       19 18       14 13       5 4       0         1 0       rd       1 1 0 1 0 0       rs1       0 0 1 0 0 1 0 1 0       rs2  |  |  |  |  |  |





| FMULs                | Multiply Single<br>(FPU Instruction Only)   |  |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|--|
| Operation:           | f[rd]s  |  |  |  |  |  |  |
| Assembler<br>Syntax: | fmuls fregrs1, fregrs2, fregrd  |  |  |  |  |  |  |
| Description:         | The FMULs instruction multiplies the contents of f[rs1] by the contents of f[rs2] as speci-<br>fied by the ANSI/IEEE 754-1985 standard and places the results in f[rd]. |  |  |  |  |  |  |
| Traps:               | fp_disabled<br>fp_exception (of, uf, nv, nx)  |  |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |  |
|                      | 31 30 29 25 24 19 18 14 13 5 4 0  |  |  |  |  |  |  |

| <u>31 30</u> | 29 | 25 | 24 19  | 9 18 | 14 | 13        | 54  | 0 |
|--------------|----|----|--------|------|----|-----------|-----|---|
| 1 0          |    | rd | 110100 | rs1  |    | 001001001 | rs2 |   |

| FMULx                |  | iply Exte<br>J Instruc | ended<br>tion Only) |     |    |           |     |  |
|----------------------|--|------------------------|---------------------|-----|----|-----------|-----|--|
| Operation:           | f[rd]x   | f[rs1]x                | x f[rs2]x           |     |    |           |     |  |
| Assembler<br>Syntax: | fmulx fregrs1, fregrs2, fregrd   |                        |                     |     |    |           |     |  |
| Description:         | The FMULx instruction multiplies the contents of f[rs1] CONCAT f[rs1+1] CONCAT f[rs1+2] by the contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd], f[rd+1], and f[rd+2]. |                        |                     |     |    |           |     |  |
| Traps:               | •  | abled<br>ception (of   | , uf, nv, nx)       |     |    |           |     |  |
| Format:              |  |                        |                     |     |    |           |     |  |
|                      | 31 30 2  | 9 25                   | 24 19               | 18  | 14 | 13 5      | 4 0 |  |
|                      | 10   | rd                     | 110100              | rs1 |    | 001001011 | rs2 |  |





| FNEGs                | Negate<br>(FPU Instruction Only)   |
|----------------------|--|
| Operation:           | f[rd]s ← f[rs2]s XOR 80000000 H  |
| Assembler<br>Syntax: | fnegs fregrs2, fregrd  |
| Description:         | The FNEGs instruction complements the sign bit of the word in f[rs2] and places the result in f[rd]. It does not round.  |
|                      | Since this FPop can address both even and odd <i>f</i> registers, FNEGs can also operate on the high-order words of double and extended operands, which accomplishes sign bit negation for these data types. |
| Traps:               | fp_disabled<br>fp_exception*   |
| Format:              |  |

| <u>31 30</u> | 29 | 25 2 | 4 19   | 18      | 14 | 13       | 5 | 4 0 |
|--------------|----|------|--------|---------|----|----------|---|-----|
| 1 0          | rd |      | 110100 | ignored |    | 00000101 |   | rs2 |

Note: An attempt to execute any FP instruction will cause a pending FP exception to be recognized by the integer unit.

| FSQRTd               | Square Root Double<br>(FPU Instruction Only)  |  |  |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|--|--|
| Operation:           | f[rd]d → SQRT f[rs2]d   |  |  |  |  |  |  |  |
| Assembler<br>Syntax: | fsqrtd fregrs2, fregrd  |  |  |  |  |  |  |  |
| Description:         | FSQRTd generates the square root of the floating-point double contents of f[rs2] CON-<br>CAT f[rs2+1] as specified by the ANSI/IEEE 754-1985 standard. The result is placed in<br>f[rd] and f[rd+1]. Rounding is performed according to the rounding direction field ( <i>RD</i> ) of<br>the FSR. |  |  |  |  |  |  |  |
| Traps:               | fp_disabled<br>fp_exception (nv, nx)  |  |  |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |  |  |
|                      | 31 30 29         25 24         19 18         14 13         5 4         0           1 0         rd         1 1 0 1 0 0         ignored         0 0 0 0 1 0 1 0 1 0         rs2   |  |  |  |  |  |  |  |
|                      |   |  |  |  |  |  |  |  |





### FSQRTs

#### Square Root Single (FPU Instruction Only)

Operation: f[rd]s - SQRT f[rs2]s

Assembler Syntax:

**Description:** 

fsqrts fregrs2, fregrd

FSQRTs generates the square root of the floating-point single contents of f[rs2] as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd]. Rounding is performed according to the rounding direction field (*RD*) of the FSR.

Traps:

fp\_disabled fp\_exception (nv, nx)

Format:

| 31 30 29 | 25 | 24 19  | 18 14   | 13        | 54  | 0 |
|----------|----|--------|---------|-----------|-----|---|
| 10 r     | ď  | 110100 | ignored | 000101001 | rs2 |   |

| FSQRTx               | Square Root Extended<br>(FPU Instruction Only)   |
|----------------------|--|
| Operation:           | f[rd]x → SQRT f[rs2]x  |
| Assembler<br>Syntax: | fsqrtx fregrs2, fregrd   |
| Description:         | FSQRTx generates the square root of the floating-point extended contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd], f[rd+1], and f[rd+2]. Rounding is performed according to the rounding direction ( <i>RD</i> ) and rounding precision ( <i>RP</i> ) fields of the FSR. |
| Traps:               | fp_disabled<br>fp_exception (nv, nx)   |
| Format:              |  |

| 31 30 29 | 25 24 | 19 18   | 14    | 13        | 54 | 0   |
|----------|-------|---------|-------|-----------|----|-----|
| 1 0 rd   | 110   | )100 iç | nored | 000101011 |    | rs2 |





| FsTOd                | Convert Single to Double<br>(FPU Instruction Only)   |
|----------------------|--|
| Operation:           | f[rd]d → f[rs2]s   |
| Assembler<br>Syntax: | fstod fregrs2, fregrd  |
| Description:         | FsTOd converts the floating-point single contents of f[rs2] to a double-precision, floating-<br>point format as specified by the ANSI/IEEE 754-1985 standard. The result is placed in<br>f[rd] and f[rd+1]. Rounding is performed according to the rounding direction field ( <i>RD</i> ) of<br>the FSR. |
| Traps:               | fp_disabled<br>fp_exception (nv)   |
| Format:              |  |

| 31 30 | 29 | 25 | 24 19  | 18      | 14 | 13        | 5 | 4   | 0 |
|-------|----|----|--------|---------|----|-----------|---|-----|---|
| 1 0   | rd |    | 110100 | ignored |    | 011001001 |   | rs2 |   |

| FsTOi                | Convert Single to Integer<br>(FPU Instruction Only)  |
|----------------------|--|
| Operation:           | f[rd]i ← f[rs2]s   |
| Assembler<br>Syntax: | fstoi fregrs2, fregrd  |
| Description:         | FsTOi converts the floating-point single contents of $f[rs2]$ to a 32-bit, signed integer by rounding toward zero as specified by the ANSI/IEEE 754-1985 standard. The result is placed in $f[rd]$ . The rounding field ( <i>RD</i> ) of the FSR is ignored. |
| Traps:               | fp_disabled<br>fp_exception (nv, nx)   |
| Format:              |  |
|                      | <u>31 30 29 25 24 19 18 14 13 5 4 0</u>  |
|                      | 10 rd 110100 ignored 011010001 rs2   |

10





| FsTOx                | Convert Single to Extended<br>(FPU Instruction Only)  |
|----------------------|---|
| Operation:           | f[rd]x → f[rs2]s  |
| Assembler<br>Syntax: | fstox fregrs2, fregrd   |
| Description:         | FsTOx converts the floating-point single contents of f[rs2] to an extended-precision, floating-point format as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd], f[rd+1], and f[rd+2]. Rounding is performed according to the rounding direction ( $RD$ ) and rounding precision ( $RP$ ) fields of the FSR. |
| Traps:               | fp_disabled<br>fp_exception (nv)  |
| Format:              |   |
|                      | <u>31 30 29 25 24 19 18 14 13 5 4 0</u>   |

ignored

011001101

rs2

10

rd

| FSUBd                | Subtract Double<br>(FPU Instruction Only)   |
|----------------------|---|
| Operation:           | f[rd]d → f[rs1]d - f[rs2]d  |
| Assembler<br>Syntax: | fsubd fregrs1, fregrs2, fregrd  |
| Description:         | The FSUBd instruction subtracts the contents of f[rs2] CONCAT f[rs2+1] from the con-<br>tents of f[rs1] CONCAT f[rs1+1] as specified by the ANSI/IEEE 754-1985 standard and<br>places the results in f[rd] and f[rd+1]. |
| Traps:               | fp_disabled<br>fp_exception (of, uf, nx, nv)  |
| Format:              |   |
|                      | 31 30 29       25 24       19 18       14 13       5 4       0         1 0       rd       1 1 0 1 0 0       rs1       0 0 1 0 0 0 1 1 0       rs2   |





| FSUBs      | Subtract Single<br>(FPU Instruction Only) |  |  |
|------------|---|--|--|
| Operation: | f[rd]s ← f[rs1]s - f[rs2]s                |  |  |

Assembler fsubs fregrs1, fregrs2, fregrd Syntax:

**Description:** The FSUBs instruction subtracts the contents of f[rs2] from the contents of f[rs1] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd].

Traps:fp\_disabledfp\_exception (of, uf, nx, nv)

#### Format:

| 31 30 29 | 25 24 | 19    | 18  | 14 | 13        | 5 4 | 4   | 0 |
|----------|-------|-------|-----|----|-----------|-----|-----|---|
| 1 0 rd   | 1     | 10100 | rs1 |    | 001000101 |     | rs2 |   |

# 6 SPARC =

| FSUBx                | Subtract Extended<br>(FPU Instruction Only)   |
|----------------------|---|
| Operation:           | f[rd]x  |
| Assembler<br>Syntax: | fsubx fregrs1, fregrs2, fregrd  |
| Description:         | The FSUBx instruction subtracts the contents of f[rs2] CONCAT f[rs2+1] CONCAT f[rs2+2] from the contents of f[rs1] CONCAT f[rs1+1] CONCAT f[rs1+2] as specified by the ANSI/IEEE 754-1985 standard and places the results in f[rd], f[rd+1], and f[rd+2]. |
| Traps:               | fp_disabled<br>fp_exception (of, uf, nv, nx)  |
| Format:              |   |
|                      | <u>31 30 29 25 24 19 18 14 13 5 4 0</u>   |
|                      | 10 rd 110100 rs1 001000111 rs2  |





| FxTOd                | Convert Extended to Double<br>(FPU Instruction Only)  |
|----------------------|---|
| Operation:           | f[rd]d → f[rs2]x  |
| Assembler<br>Syntax: | fxtod fregrs2, fregrd   |
| Description:         | FxTOd converts the floating-point extended contents of f[rs2] CONCAT f[rs2+1] CON-CAT f[rs2+2] to a double-precision, floating-point format as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd] and f[rd+1]. Rounding is performed according to the rounding direction ( <i>RD</i> ) field of the FSR. |
| Traps:               | fp_disabled<br>fp_exception (of, uf, nv, nx)  |
| Format:              |   |

| <u>31 30 29</u> | 25 | 24 19  | 9 18    | 14 | 13        | 54  | 0 |
|-----------------|----|--------|---------|----|-----------|-----|---|
| 10 ro           | ł  | 110100 | ignored |    | 011001011 | rs2 |   |

| FxTOi                | Convert Extended to Integer<br>(FPU Instruction Only)  |
|----------------------|--|
| Operation:           | f[rd]i ← f[rs2]x   |
| Assembler<br>Syntax: | fxtoi fregrs2, fregrd  |
| Description:         | FxTOi converts the floating-point extended contents of f[rs2] CONCAT f[rs2+1] CON-<br>CAT f[rs2+2] to a 32-bit, signed integer by rounding toward zero as specified by the<br>ANSI/IEEE 754-1985 standard. The result is placed in f[rd]. The rounding field ( <i>RD</i> ) of<br>the FSR is ignored. |
| Traps:               | fp_disabled<br>fp_exception (nv, nx)   |
| Format:              |  |
|                      |  |

| 31 30 | 29 | 25 | 24 19  | 18 14   | 13        | 54  | 0 |
|-------|----|----|--------|---------|-----------|-----|---|
| 1 0   | rd |    | 110100 | ignored | 011010011 | rs2 |   |





| FxTOs                | Convert Extended to Single<br>(FPU Instruction Only)  |
|----------------------|---|
| Operation:           | f[rd]s ← f[rs2]x  |
| Assembler<br>Syntax: | fxtos fregrs2, fregrd   |
| Description:         | FxTOs converts the floating-point extended contents of f[rs2] CONCAT f[rs2+1] CON-CAT f[rs2+2] to a single-precision, floating-point format as specified by the ANSI/IEEE 754-1985 standard. The result is placed in f[rd]. Rounding is performed according to the rounding direction ( <i>RD</i> ) field of the FSR. |
| Traps:               | fp_disabled<br>fp_exception (of, uf, nv, nx)  |
| Format:              |   |
|                      | <u>31 30 29 25 24 19 18 14 13 5 4 0</u>   |
|                      | 1 0 rd 110100 ignored 011000111 rs2   |

| IFLUSH               | Instruction Cache Flush   |  |  |  |  |
|----------------------|---|--|--|--|--|
| Operation:           | FLUSH [r[rs1] + (r[rs2] or sign extnd(simm13))]   |  |  |  |  |
| Assembler<br>Syntax: | iflush address  |  |  |  |  |
| Description:         | The IFLUSH instruction causes a word to be flushed from an instruction cache which may be internal to the processor. The word to be flushed is at the address specified by the contents of r[rs1] plus either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. |  |  |  |  |
|                      | Since there is no internal instruction cache in the current ERC 32 family, the result of executing an IFLUSH instruction is dependent on the state of the input signal, Instruction Cache Flush Trap (IFT). If IFT = 1, IFLUSH executes as a NOP, with no side effects. If IFT = 0, execution of IFLUSH causes an illegal_instruction trap.   |  |  |  |  |
| Traps:               | illegal_instruction   |  |  |  |  |
| Format:              |   |  |  |  |  |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       0       ignored       1       1       0       1       1       0       1       1       12       5       4       0  |  |  |  |  |

| <u>31 30</u> | 29 25   | 24 19  | 18 14 | 13  | 12 0   |
|--------------|---------|--------|-------|-----|--------|
| 1 0          | ignored | 111011 | rs1   | i=1 | simm13 |

Note: IFT = 0 in TSC 695





| JMPL                 | Jump and Link   |  |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|--|
| Operation:           | r[rd]   |  |  |  |  |  |  |
| Assembler<br>Syntax: | jmpl address, regrd   |  |  |  |  |  |  |
| Description:         | JMPL first provides linkage by saving its return address into the register specified in the <i>rd</i> field. It then causes a register-indirect, delayed control transfer to an address specified by the sum of the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. |  |  |  |  |  |  |
|                      | If either of the low-order two bits of the jump address is nonzero, a memory_address_not_aligned trap is generated.   |  |  |  |  |  |  |
|                      | <i>Programming note:</i> A register-indirect CALL can be constructed using a JMPL instruction with <i>rd</i> set to 15. JMPL can also be used to return from a CALL. In this case, <i>rd</i> is set to 0 and the return (jump) address would be equal to r[31] + 8.   |  |  |  |  |  |  |
| Traps:               | memory_address_not_aligned  |  |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |  |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       0       rd       1       1       1       0       rs1       i=0       ignored       rs2  |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>  |  |  |  |  |  |  |
|                      | 1 0 rd 111000 rs1 i=1 simm13  |  |  |  |  |  |  |

| LD                   | Load Word  |  |  |  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|--|--|--|
| Operation:           | r[rd] ← [r[rs1] + (r[rs2] or sign extnd(simm13))]  |  |  |  |  |  |  |  |  |
| Assembler<br>Syntax: | d [address], regrd   |  |  |  |  |  |  |  |  |
| Description:         | The LD instruction moves a word from memory into the destination register, r[rd]. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. |  |  |  |  |  |  |  |  |
|                      | If LD takes a trap, the contents of the destination register remain unchanged.   |  |  |  |  |  |  |  |  |
|                      | If the instruction following an integer load uses the load's r[rd] register as a source oper-<br>and, hardware interlocks add one or more delay cycles to the following instruction<br>depending upon the memory subsystem.  |  |  |  |  |  |  |  |  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.   |  |  |  |  |  |  |  |  |
| Traps:               | memory_address_not_aligned<br>data_access_exception  |  |  |  |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |  |  |  |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       1       rd       0       0       0       rs1       i=0       ignored       rs2   |  |  |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>   |  |  |  |  |  |  |  |  |
|                      | 1 1 rd 0 0 0 0 0 0 rs1 i=1 simm13  |  |  |  |  |  |  |  |  |



|  | R |
|--|---|

| LDA                  | Load Word from Alternate space<br>(Privileged Instruction)  |  |  |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|--|--|
| Operation:           | address space 🛥 asi<br>r[rd] 🛥 [r[rs1] + r[rs2]]  |  |  |  |  |  |  |  |
| Assembler<br>Syntax: | lda [regaddr] asi, regrd  |  |  |  |  |  |  |  |
| Description:         | The LDA instruction moves a word from memory into the destination register, r[rd]. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2]. |  |  |  |  |  |  |  |
|                      | If LDA takes a trap, the contents of the destination register remain unchanged.   |  |  |  |  |  |  |  |
|                      | If the instruction following an integer load uses the load's r[rd] register as a source oper-<br>and, hardware interlocks add one or more delay cycles to the following instruction<br>depending upon the memory subsystem.                                     |  |  |  |  |  |  |  |
| Traps:               | illegal_instruction (if i=1)<br>privileged_instruction (if S=0)<br>memory_address_not_aligned<br>data_access_exception  |  |  |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>  |  |  |  |  |  |  |  |

| 31 30 29 | 25 24 | 19 18   | 14 13 <sup>-</sup> | 12  | 54  | 0 |
|----------|-------|---------|--------------------|-----|-----|---|
| 1 1 rd   | 0100  | 000 rs1 | i=0                | asi | rs2 |   |

| LDC                  | Load Coprocessor register   |  |  |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|--|--|
| Operation:           | c[rd] - [r[rs1] + (r[rs2] or sign extnd(simm13))]   |  |  |  |  |  |  |  |
| Assembler<br>Syntax: | d [address], cregrd   |  |  |  |  |  |  |  |
| Description:         | The LDC instruction moves a word from memory into a coprocessor register, c[rd]. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. |  |  |  |  |  |  |  |
|                      | If the PSR's EC bit is set to zero or if no coprocessor is present, a cp_disabled trap will be generated. If LDC takes a trap, the state of the coprocessor depends on the particular implementation.   |  |  |  |  |  |  |  |
|                      | If the instruction following a coprocessor load uses the load's c[rd] register as a source operand, hardware interlocks add one or more delay cycles to the following instruction depending upon the memory subsystem.  |  |  |  |  |  |  |  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.  |  |  |  |  |  |  |  |
| Traps:               | cp_disabled<br>cp_exception<br>memory_address_not_aligned<br>data_access_exception  |  |  |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |  |  |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       1       rd       1       1       0       0       rs1       i=0       ignored       rs2  |  |  |  |  |  |  |  |

| <u>31 30</u> | 29 | 25 | 24 19  | 18 14 | 13  | 12 0   |
|--------------|----|----|--------|-------|-----|--------|
| 1 1          | rd |    | 110000 | rs1   | i=1 | simm13 |





| LDCSR                | Load Coprocessor State Register  |  |  |  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|--|--|--|
| Operation:           | CSR → [r[rs1] + (r[rs2] or sign extnd(simm13))]  |  |  |  |  |  |  |  |  |
| Assembler<br>Syntax: | ld [address], %csr   |  |  |  |  |  |  |  |  |
| Description:         | The LDCSR instruction moves a word from memory into the Coprocessor State Register. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. |  |  |  |  |  |  |  |  |
|                      | If the PSR's EC bit is set to zero or if no coprocessor is present, a cp_disabled trap will be generated. If LDCSR takes a trap, the state of the coprocessor depends on the par-<br>ticular implementation.   |  |  |  |  |  |  |  |  |
|                      | If the instruction following a LDCSR uses the CSR as a source operand, hardware inter-<br>locks add one or more delay cycles to the following instruction depending upon<br>implementation of the coprocessor.   |  |  |  |  |  |  |  |  |
|                      | Programming note: If rs1 is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.   |  |  |  |  |  |  |  |  |
| Traps:               | cp_disabled<br>cp_exception<br>memory_address_not_aligned<br>data_access_exception   |  |  |  |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |  |  |  |
|                      | 31     30     29     25     24     19     18     14     13     12     5     4     0  |  |  |  |  |  |  |  |  |

|    | 00 | 23 | 20 | 27 13  | 10  | 17 | 10  | 12 | 5       | <del></del> | 0 |
|----|----|----|----|--------|-----|----|-----|----|---------|-------------|---|
| 1  | 1  | rd |    | 110001 | rs1 |    | i=0 |    | ignored | rs2         |   |
| 31 | 30 | 29 | 25 | 24 19  | 18  | 14 | 13  | 12 |         |             | 0 |
| 1  | 1  | rd |    | 110001 | rs1 |    | i=1 |    | simm13  |             |   |

| LDD                  | Load Doubleword  |
|----------------------|--|
| Operation:           | r[rd] ← [r[rs1] + (r[rs2] or sign extnd(simm13))]<br>r[rd + 1] ← [(r[rs1] + (r[rs2] or sign extnd(simm13))) + 4]   |
| Assembler<br>Syntax: | ldd [address], regrd   |
| Description:         | The LDD instruction moves a doubleword from memory into a destination register pair, r[rd] and r[rd+1]. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The most significant memory word is always moved into the even-numbered destination register and the least significant memory word is always moved into the next odd-numbered register. |
|                      | If a data_access_exception trap takes place during the effective address memory access, the destination registers remain unchanged.  |
|                      | If the instruction following an integer load uses the load's r[rd] register as a source oper-<br>and, hardware interlocks add one or more delay cycles to the following instruction<br>depending upon the memory subsystem. For an LDD, this applies to both destination<br>registers.   |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.   |
| Traps:               | memory_address_not_aligned<br>data_access_exception  |

Format:

| 3 | 1 | 30 | 29 | 25 | 24 19  | 18  | 14 13 | 12 | 5       | 4   | 0 |
|---|---|----|----|----|--------|-----|-------|----|---------|-----|---|
|   | 1 | 1  | rd |    | 000011 | rs1 | i=0   |    | ignored | rs2 |   |
| 3 | 1 | 30 | 29 | 25 | 24 19  | 18  | 14_13 | 12 |         |     | 0 |
| Γ | 1 | 1  | rd |    | 000011 | rs1 | i=1   |    | simm13  |     |   |



| LDDA                 | Load Doubleword from Alternate space<br>(Privileged Instruction)  |
|----------------------|---|
| Operation:           | address space ← asi<br>r[rd] ← [r[rs1] + r[rs2]]<br>r[rd +1] ← [r[rs1] + r[rs2] + 4]  |
| Assembler<br>Syntax: | ldda [ <i>regaddr</i> ] asi, regrd  |
| Description:         | The LDDA instruction moves a doubleword from memory into the destination registers, r[rd] and r[rd+1]. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2]. The most significant memory word is always moved into the even-numbered destination register and the least significant memory word is always moved into the next odd-numbered register. |
|                      | If a trap takes place during the effective address memory access, the destination regis-<br>ters remain unchanged.  |
|                      | If the instruction following an integer load uses the load's r[rd] register as a source oper-<br>and, hardware interlocks add one or more delay cycles to the following instruction<br>depending upon the memory subsystem. For an LDDA, this applies to both destination<br>registers.   |
| Traps:               | illegal_instruction (if i=1)<br>privileged_instruction (if S=0)<br>memory_address_not_aligned<br>data_access_exception  |
| Format:              |   |

| 31 30 |    | 25 24 | 19   | 18  | 14 13 | 12  | 54 | 0  |
|-------|----|-------|------|-----|-------|-----|----|----|
| 1 1   | rd | 0 1   | 0011 | rs1 | i=0   | asi | r  | s2 |

| LDDC                 | Load Doubleword Coprocessor   |
|----------------------|---|
| Operation:           | c[rd ] ← [r[rs1] + (r[rs2] or sign extnd(simm13))]<br>c[rd + 1] ← [(r[rs1] + (r[rs2] or sign extnd(simm13))) + 4]   |
| Assembler<br>Syntax: | ldd [address], cregrd   |
| Description:         | The LDDC instruction moves a doubleword from memory into the coprocessor registers, c[rd] and c[rd+1]. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The most significant memory word is always moved into the even-numbered destination register and the least significant memory word is always moved into the next odd-numbered register. |
|                      | If the PSR's EC bit is set to zero or if no coprocessor is present, a cp_disabled trap will be generated. If LDDC takes a trap, the state of the coprocessor depends on the particular implementation.  |
|                      | If the instruction following a coprocessor load uses the load's c[rd] register as a source operand, hardware interlocks add one or more delay cycles to the following instruction depending upon the memory subsystem and coprocessor implementation. For an LDDC, this applies to both destination registers.  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.  |
| Traps:               | cp_disabled<br>cp_exception<br>memory_address_not_aligned<br>data_access_exception  |
| Format:              |   |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       1       rd       1       1       0       1       1       rs1       i=0       ignored       rs2  |
|                      | 31     30     29     25     24     19     18     14     13     12     0       1     1     rd     1     1     0     1     rs1     i=1     simm13   |



| LDDF                 | Load Doubleword Floating-Point   |
|----------------------|--|
| Operation:           | f[rd]  |
| Assembler<br>Syntax: | ldd [address], fregrd  |
| Description:         | The LDDF instruction moves a doubleword from memory into the floating-point registers, f[rd] and f[rd+1]. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The most significant memory word is always moved into the even-numbered destination register and the least significant memory word is always moved into the next odd-numbered register. |
|                      | If the PSR's EF bit is set to zero or if no floating-point unit is present, an fp_disabled trap will be generated. If a trap takes place during the effective address memory access, the destination registers remain unchanged.   |
|                      | If the instruction following a floating-point load uses the load's f[rd] register as a source operand, hardware interlocks add one or more delay cycles to the following instruction depending upon the memory subsystem. For an LDDF, this applies to both destination registers.   |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.   |
| Traps:               | fp_disabled<br>fp_exception*<br>memory_address_not_aligned<br>data_access_exception  |
| Format:              |  |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       1       rd       1       0       0       1       rs1       i=0       ignored       rs2   |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>   |
|                      | 1         1         0         0         1         rs1         i=1         simm13   |

Note: \* An attempt to execute any FP instruction will cause a pending FP exception to be recognized by the integer unit

| LDF                  | Load Floating-Point register   |
|----------------------|--|
| Operation:           | f[rd] → [r[rs1] + (r[rs2] or sign extnd(simm13))]  |
| Assembler<br>Syntax: | ld [address], fregrd   |
| Description:         | The LDF instruction moves a word from memory into a floating-point register, f[rd]. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. |
|                      | If the PSR's EF bit is set to zero or if no Floating-Point Unit is present, an fp_disabled trap will be generated. If LDF takes a trap, the contents of the destination register remain unchanged.   |
|                      | If the instruction following a floating-point load uses the load's f[rd] register as a source operand, hardware interlocks add one or more delay cycles to the following instruction depending upon the memory subsystem.  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.   |
| Traps:               | fp_disabled<br>fp_exception*<br>memory_address_not_aligned<br>data_access_exception  |
| Format:              |  |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       1       rd       1       0       0       rs1       i=0       ignored       rs2   |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>   |

1 1

rd

Note: \*An attempt to execute any FP instruction will cause a pending FP exception to be recognized by the integer unit.

i=1

simm13

rs1





| LDFSR                | Load Floating-Point State Register   |
|----------------------|--|
| Operation:           | FSR → [r[rs1] + (r[rs2] or sign extnd(simm13))]  |
| Assembler<br>Syntax: | "Id [ <i>address</i> ], %fsr   |
| Description:         | The LDFSR instruction moves a word from memory into the floating-point state register. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. This instruction will wait for all pending FPops to complete execution before it loads the memory word into the FSR. |
|                      | If the PSR's EF bit is set to zero or if no floating-point unit is present, an fp_disabled trap will be generated. If LDFSR takes a trap, the contents of the FSR remain unchanged.  |
|                      | If the instruction following a LDFSR uses the FSR as a source operand, hardware inter-<br>locks add one or more cycle delay to the following instruction depending upon the<br>memory subsystem.   |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.   |
| Traps:               | fp_disabled<br>fp_exception*<br>memory_address_not_aligned<br>data_access_exception  |
| Format:              |  |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       1       rd       1       0       0       0       1       rs1       i=0       ignored       rs2   |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>   |

i=1

simm13

rs1

\* NOTE: An attempt to execute any FP instruction will cause a pending FP exception to be recognized by the integer unit.

1 1

rd

| LDSB                 | Load Signed Byte  |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|
| Operation:           | r[rd] - sign extnd[r[rs1] + (r[rs2] or sign extnd(simm13))]   |  |  |  |  |  |
| Assembler<br>Syntax: | ldsb [address], regrd   |  |  |  |  |  |
| Description:         | The LDSB instruction moves a signed byte from memory into the destination register, r[rd]. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The fetched byte is right-justified and sign-extended in r[rd]. |  |  |  |  |  |
|                      | If LDSB takes a trap, the contents of the destination register remain unchanged.  |  |  |  |  |  |
|                      | If the instruction following an integer load uses the load's r[rd] register as a source oper-<br>and, hardware interlocks add one or more delay cycles to the following instruction depending upon the memory subsystem.  |  |  |  |  |  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.  |  |  |  |  |  |
| Traps:               | data_access_exception   |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>  |  |  |  |  |  |
|                      | 1         1         rd         0         0         1         rs1         i=0         ignored         rs2  |  |  |  |  |  |
|                      |   |  |  |  |  |  |
|                      | 31     30     29     25     24     19     18     14     13     12     0       1     1     rd     001001     rs1     i=1     simm13  |  |  |  |  |  |
|                      |   |  |  |  |  |  |





| LDSBA                | Load Signed Byte from Alternate space<br>(Privileged Instruction)  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|
| Operation:           | address space 🛥 asi<br>r[rd] 🛥 sign extnd[r[rs1] + r[rs2]]   |  |  |  |  |  |
| Assembler<br>Syntax: | ldsba [regaddr] asi, regrd   |  |  |  |  |  |
| Description:         | The LDSBA instruction moves a signed byte from memory into the destination register, r[rd]. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2]. The fetched byte is right-justified and sign-extended in r[rd]. |  |  |  |  |  |
|                      | If LDSBA takes a trap, the contents of the destination register remain unchanged.  |  |  |  |  |  |
|                      | If the instruction following an integer load uses the load's r[rd] register as a source oper-<br>and, hardware interlocks add one or more delay cycles depending upon the memory<br>subsystem.   |  |  |  |  |  |
| Traps:               | illegal_instruction (if i=1)<br>privileged_instruction (if S=0)<br>data_access_exception   |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |
|                      | 31 30 29       25 24       19 18       14 13 12       5 4       0         1 1       rd       0 1 1 0 0 1       rs1       i=0       asi       rs2   |  |  |  |  |  |

| LDSH                 | Load Signed Halfword   |  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|--|
| Operation:           | r[rd] → sign extnd[r[rs1] + (r[rs2] or sign extnd(simm13))]  |  |  |  |  |  |  |
| Assembler<br>Syntax: | ldsh [address], regrd  |  |  |  |  |  |  |
| Description:         | The LDSH instruction moves a signed halfword from memory into the destination regis-<br>ter, r[rd]. The effective memory address is derived by summing the contents of r[rs1]<br>and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-<br>extended immediate operand contained in the instruction if <i>i</i> equals one. The fetched<br>halfword is right-justified and sign-extended in r[rd]. |  |  |  |  |  |  |
|                      | If LDSH takes a trap, the contents of the destination register remain unchanged.   |  |  |  |  |  |  |
|                      | If the instruction following an integer load uses the load's r[rd] register as a source oper-<br>and, hardware interlocks add one or more delay cycles depending upon the memory<br>subsystem.   |  |  |  |  |  |  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.   |  |  |  |  |  |  |
| Traps:               | memory_address_not_aligned<br>data_access_exception  |  |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |  |  |  |  |  |  |
|                      | 1 1 rd 0 0 1 0 1 0 rs1 i=0 ignored rs2   |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>   |  |  |  |  |  |  |

i=1

rs1

simm13

1 1

rd





| LDSHA                | Load Signed Halfword from Alternate space<br>(Privileged Instruction)   |                 |                 |         |  |              |   |
|----------------------|---|-----------------|-----------------|---------|--|--------------|---|
| Operation:           | address space   |                 |                 |         |  |              |   |
| Assembler<br>Syntax: | ldsha [ <i>regaddr</i> ] <i>asi, regrd</i>  |                 |                 |         |  |              |   |
| Description:         | The LDSHA instruction moves a signed halfword from memory into the destination reg-<br>ister, r[rd]. The effective memory address is a combination of the address space value<br>given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and<br>r[rs2]. The fetched halfword is right-justified and sign-extended in r[rd]. |                 |                 | value   |  |              |   |
|                      | If LDSHA takes  | a trap, the con | tents of the de | estinat | tion register remai                      | n unchanged. |   |
|                      |   | -               | -               |         | load's r[rd] registe<br>cycles dependine |              | • |
| Traps:               | illegal_instruction (if i=1)<br>privileged_instruction (if S=0)<br>memory_address_not_aligned<br>data_access_exception  |                 |                 |         |  |              |   |
| Format:              |   |                 |                 |         |  |              |   |
|                      | <u>31 30 29 25</u>  | 24 19           | 18 14           | 13      | 12 5                                     | 4 0          | ) |
|                      | 1 1 rd  | 011010          | rs1             | i=0     | asi                                      | rs2          |   |

| LDSTUB               | Atomic Load/Store Unsigned Byte  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|
| Operation:           | r[rd] ← zero extnd[r[rs1] + (r[rs2] or sign extnd(simm13))]<br>[r[rs1] + (r[rs2] or sign extnd(simm13))] ← FFFFFFFF H  |  |  |  |  |  |
| Assembler<br>Syntax: | ldstub [address], regrd  |  |  |  |  |  |
| Description:         | The LDSTUB instruction moves an unsigned byte from memory into the destination reg-<br>ister, r[rd], and rewrites the same byte in memory to all ones, while preventing<br>asynchronous trap interruptions. In a multiprocessor system, two or more processors<br>executing atomic load/store instructions which address the same byte simultaneously<br>are guaranteed to execute them serially, in some order. |  |  |  |  |  |
|                      | The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The fetched byte is right-justified and zero-extended in r[rd].   |  |  |  |  |  |
|                      | If the instruction following an integer load uses the load's r[rd] register as a source oper-<br>and, hardware interlocks add one or more delay cycles depending upon the memory subsystem.  |  |  |  |  |  |
|                      | If LDSTUB takes a trap, the contents of the memory address remain unchanged.   |  |  |  |  |  |
|                      | Programming note: If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.  |  |  |  |  |  |
| Traps:               | data_access_exception  |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |  |  |  |  |  |
|                      | 1 1 rd 0 0 1 1 0 1 rs1 i=0 ignored rs2   |  |  |  |  |  |

| 31 | 3 | 0 | 29 |    | 25 | 24     | 19 | 18 |     | 14 | 13  | 12 |        | 0 |
|----|---|---|----|----|----|--------|----|----|-----|----|-----|----|--------|---|
| 1  | 1 | 1 |    | rd |    | 001101 |    |    | rs1 |    | i=1 |    | simm13 |   |





| LDSTUBA              | Atomic Load/Store Unsigned Byte<br>in Alternate space<br>(Privileged Instruction)  |  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|--|
| Operation:           | address space ← asi<br>r[rd] ← zero extnd[r[rs1] + r[rs2]]<br>[r[rs1] + r[rs2]] ← FFFFFFF H  |  |  |  |  |  |  |
| Assembler<br>Syntax: | ldstuba [regaddr] asi, regrd   |  |  |  |  |  |  |
| Description:         | The LDSTUBA instruction moves an unsigned byte from memory into the destination register, r[rd], and rewrites the same byte in memory to all ones, while preventing asynchronous trap interruptions. In a multiprocessor system, two or more processors executing atomic load/store instructions which address the same byte simultaneously are guaranteed to execute them in some serial order. |  |  |  |  |  |  |
|                      | The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2]. The fetched byte is right-justified and zero-extended in r[rd].   |  |  |  |  |  |  |
|                      | If the instruction following an integer load uses the load's r[rd] register as a source oper-<br>and, hardware interlocks add one or more delay cycles depending upon the memory<br>subsystem.   |  |  |  |  |  |  |
|                      | If LDSTUBA takes a trap, the contents of the memory address remain unchanged.  |  |  |  |  |  |  |
| Traps:               | illegal_instruction (if i=1)<br>privileged_instruction (if S=0)<br>data_access_exception   |  |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |  |
|                      | 31 30 29 25 24 19 18 14 13 12 5 4 0  |  |  |  |  |  |  |

|          |         | 14 13 7 | 12 3 | 4 0 |
|----------|---------|---------|------|-----|
| 1 1 rd 0 | 11101 1 | rs1 i=0 | asi  | rs2 |

| LDUB                 | Load Unsigned Byte  |  |  |  |  |
|----------------------|---|--|--|--|--|
| Operation:           | r[rd] - zero extnd[r[rs1] + (r[rs2] or sign extnd(simm13))]   |  |  |  |  |
| Assembler<br>Syntax: | ldub [address], regrd   |  |  |  |  |
| Description:         | The LDUB instruction moves an unsigned byte from memory into the destination regis-<br>ter, r[rd]. The effective memory address is derived by summing the contents of r[rs1]<br>and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-<br>extended immediate operand contained in the instruction if <i>i</i> equals one. The fetched<br>byte is right-justified and zero-extended in r[rd]. |  |  |  |  |
|                      | If LDUB takes a trap, the contents of the destination register remain unchanged.  |  |  |  |  |
|                      | If the instruction following an integer load uses the load's r[rd] register as a source oper-<br>and, hardware interlocks add one or more delay cycles depending upon the memory<br>subsystem.  |  |  |  |  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.  |  |  |  |  |
| Traps:               | data_access_exception   |  |  |  |  |
| Format:              |   |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>  |  |  |  |  |
|                      | 1 1 rd 0 0 0 0 0 1 rs1 i=0 ignored rs2  |  |  |  |  |
|                      | 31 30 29 25 24 19 18 14 13 12 0   |  |  |  |  |
|                      | 1 1 rd 000001 rs1 i=1 simm13  |  |  |  |  |



| LDUBA                | Load Unsigned Byte from Alternate space<br>(Privileged Instruction)  |                 |                 |         |  |            |   |
|----------------------|--|-----------------|-----------------|---------|--|------------|---|
| Operation:           | address space  |                 |                 |         |  |            |   |
| Assembler<br>Syntax: | lduba [ <i>regaddr</i> ] <i>asi</i> , <i>regrd</i>   |                 |                 |         |  |            |   |
| Description:         | The LDUBA instruction moves an unsigned byte from memory into the destination regis-<br>ter, r[rd]. The effective memory address is a combination of the address space value<br>given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and<br>r[rs2]. The fetched byte is right-justified and zero-extended in r[rd]. |                 |                 |         |  |            |   |
|                      | If LDUBA takes a   | trap, the conte | ents of the des | tinatio | on register remain                         | unchanged. |   |
|                      |  | -               | -               |         | oad's r[rd] register<br>cycles depending t | •          |   |
| Traps:               | illegal_instruction<br>privileged_instruc<br>data_access_exc   | tion (if S=0)   |                 |         |  |            |   |
| Format:              |  |                 |                 |         |  |            |   |
|                      | 31 30 29 25  | 24 19           | 18 14           | 13      | 12 5                                       | 4 0        | _ |
|                      | 1 1 rd   | 010001          | rs1             | i=0     | asi  | rs2        |   |

| LDUH                 | Load Unsigned Halfword   |  |  |  |  |
|----------------------|--|--|--|--|--|
| Operation:           | r[rd] - zero extnd[r[rs1] + (r[rs2] or sign extnd(simm13))]  |  |  |  |  |
| Assembler<br>Syntax: | lduh [address], regrd  |  |  |  |  |
| Description:         | The LDUH instruction moves an unsigned halfword from memory into the destination register, r[rd]. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The fetched halfword is right-justified and zero-extended in r[rd]. |  |  |  |  |
|                      | If LDUH takes a trap, the contents of the destination register remain unchanged.   |  |  |  |  |
|                      | If the instruction following an integer load uses the load's r[rd] register as a source oper-<br>and, hardware interlocks add one or more delay cycles depending upon the memory<br>subsystem.   |  |  |  |  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.   |  |  |  |  |
| Traps:               | memory_address_not_aligned<br>data_access_exception  |  |  |  |  |
| Format:              |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |  |  |  |  |
|                      | 1         rd         0 0 0 0 1 0         rs1         i=0         ignored         rs2   |  |  |  |  |
|                      | 31 30 29 25 24 19 18 14 13 12 0  |  |  |  |  |
|                      | 1 1 rd 000010 rs1 i=1 simm13   |  |  |  |  |



| LDUHA                | Load Unsigned Halfword from Alternate space<br>(Privileged Instruction)   |  |  |  |  |
|----------------------|---|--|--|--|--|
| Operation:           | address space asi<br>r[rd] zero extnd[r[rs1] + r[rs2]]  |  |  |  |  |
| Assembler<br>Syntax: | lduha [ <i>regaddr</i> ] <i>asi, regrd</i>  |  |  |  |  |
| Description:         | The LDUHA instruction moves an unsigned halfword from memory into the destination register, r[rd]. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2]. The fetched halfword is right-justified and zero-extended in r[rd]. |  |  |  |  |
|                      | If LDUHA takes a trap, the contents of the destination register remain unchanged.   |  |  |  |  |
|                      | If the instruction following an integer load uses the load's r[rd] register as a source oper-<br>and, hardware interlocks add one or more delay cycles depending upon the memory<br>subsystem.  |  |  |  |  |
| Traps:               | illegal_instruction (if i=1)<br>privileged_instruction (if S=0)<br>memory_address_not_aligned<br>data_access_exception  |  |  |  |  |
| Format:              |   |  |  |  |  |
|                      | 31 30 29       25 24       19 18       14 13 12       5 4       0         1 1       rd       0 1 0 0 1 0       rs1       i=0       asi       rs2  |  |  |  |  |

| 31 30 | 29 25 | 24 19  | 18 14 | 13  | 12 5 | 4 0 |
|-------|-------|--------|-------|-----|------|-----|
| 1 1   | rd    | 010010 | rs1   | i=0 | asi  | rs2 |

| MULScc               | Multiply Step and modify icc   |
|----------------------|--|
| Operation:           | op1 = (n XOR v) CONCAT r[rs1]<31:1><br>if (Y<0> = 0) op2 = 0, else op2 = r[rs2] or sign extnd(simm13)<br>r[rd] $\leftarrow$ op1 + op2<br>Y $\leftarrow$ r[rs1]<0> CONCAT Y<31:1><br>n $\leftarrow$ r[rd]<31><br>z $\leftarrow$ if [r[rd]]=0 then 1, else 0<br>v $\leftarrow$ ((op1<31> AND op2<31> AND not r[rd]<31>)<br>OR (not op1<31> AND op2<31> AND r[rd]<31>))<br>c $\leftarrow$ ((op1<31> AND op2<31>)<br>OR (not r[rd] AND (op1<31> OR op2<31>))   |
| Assembler<br>Syntax: | mulscc regrs1, reg_or_imm, regrd   |
| Description:         | <ol> <li>The multiply step instruction can be used to generate the 64-bit product of two signed or unsigned words. MULScc works as follows:</li> <li>The "incoming partial product" in r[rs1] is shifted right by one bit and the high-order bit is replaced by the sign of the previous partial product (n XOR v). This is operand1.</li> <li>If the least significant bit of the multiplier in the Y register equals zero, then operand2 is set to zero. If the LSB of the Y register equal one, then operand2 becomes the multiplicand, which is either the contents of r[rs2] if the instruction <i>i</i> field is zero, or sign extnd(simm13) if the <i>i</i> field is one. Operand2 is then added to operand1 and stored in r[rd] (the outgoing partial product).</li> <li>The multiplier in the Y register is then shifted right by one bit and its high-order bit is replaced by the least significant bit of the incoming partial product in r[rs1].</li> <li>The PSR's integer condition codes are updated according to the addition performed in step 2.</li> </ol> |
| Traps:               | none   |
| Format:              | 31 30 29       25 24       19 18       14 13 12       5 4       0         1 0       rd       1 0 0 1 0 0       rs1       i=0       ignored       rs2         31 30 29       25 24       19 18       14 13 12       0         1 0       rd       1 0 0 1 0 0       rs1       i=1       simm13   |





| OR                   | Inclusive-Or  |
|----------------------|---|
| Operation:           | r[rd] ← r[rs1] OR (r[rs2] or sign extnd(simm13))  |
| Assembler<br>Syntax: | or regrs1, reg_or_imm, regrd  |
| Description:         | This instruction does a bitwise logical OR of the contents of register r[rs1] with either the contents of r[rs2] (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register r[rd]. |
| Traps:               | none  |
| Format:              |   |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>  |
|                      | 1 0 rd 0 0 0 0 1 0 rs1 i=0 ignored rs2  |
|                      |   |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>  |
|                      | 1 0 rd 000010 rs1 i=1 simm13  |

| ORcc                 | Inclusive-Or and modify icc  |  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|--|
| Operation:           | r[rd]  |  |  |  |  |  |  |
| Assembler<br>Syntax: | orcc regrs1, reg_or_imm, regrd   |  |  |  |  |  |  |
| Description:         | This instruction does a bitwise logical OR of the contents of register $r[rs1]$ with either the contents of $r[rs2]$ (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register $r[rd]$ . ORcc also modifies all the integer condition codes in the manner described above. |  |  |  |  |  |  |
| Traps:               | none   |  |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |  |  |  |  |  |  |
|                      | 1 0 rd 010010 rs1 i=0 ignored rs2  |  |  |  |  |  |  |

| 31 30 29 | 25 | 24 19  | 18 14 | 13  | 12 0   |
|----------|----|--------|-------|-----|--------|
| 1 0      | rd | 010010 | rs1   | i=1 | simm13 |





| ORN                  | Inclusive-Or Not  |
|----------------------|---|
| Operation:           | $r[rd] \rightarrow r[rs1] OR not(operand2), where operand2 = (r[rs2] or sign extnd(simm13))$  |
| Assembler<br>Syntax: | orn regrs1, reg_or_imm, regrd   |
| Description:         | This instruction does a bitwise logical OR of the contents of register r[rs1] with the one's complement of either the contents of r[rs2] (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register r[rd]. |
| Traps:               | none  |
| Format:              |   |
|                      | 31     30     29     25     24     19     18     14     13     12     5     4     0   |
|                      | 1 0 rd 0 0 0 1 1 0 rs1 i=0 ignored rs2  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>  |
|                      | 1         0         rd         0         0         1         i=1         simm13   |

0

0

rs2

simm13

ORNcc Inclusive-Or Not and modify icc **Operation:**  $r[rd] \leftarrow r[rs1] OR not(operand2), where operand2 = (r[rs2] or sign extnd(simm13))$ n - r[rd]<31> z - if [r[rd]]=0 then 1, else 0 v 🗕 0 c <del>→</del> 0 Assembler orncc regrs1, reg\_or\_imm, regrd Syntax: **Description:** This instruction does a bitwise logical OR of the contents of register r[rs1] with the one's complement of either the contents of r[rs2] (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register r[rd]. ORNcc also modifies all the integer condition codes in the manner described above. Traps: none Format: 54 31 30 29 25 24 19 18 14 13 12 1 0 010110 rd rs1 i=0 ignored 31 30 29 25\_24 19\_18 14 13 12

010110

1 0

rd

i=1

rs1





| RDPSR                | Read Processor State Register<br>(Privileged Instruction)                         |
|----------------------|---|
| Operation:           | r[rd] ← PSR   |
| Assembler<br>Syntax: | rd %psr, <i>regrd</i>   |
| Description:         | RDPSR copies the contents of the PSR into the register specified by the rd field. |
| Traps:               | privileged-instruction (if S=0)   |
| Format:              |   |
|                      | 31 30 29     25 24     19 18     0       1 0     rd     1 0 1 0 0 1     ignored   |
|                      |   |

| RDTBR                | Read Trap Base Register<br>(Privileged Instruction)                               |   |
|----------------------|---|---|
| Operation:           | r[rd] → TBR   |   |
| Assembler<br>Syntax: | rd %tbr, <i>regrd</i>   |   |
| Description:         | RDTBR copies the contents of the TBR into the register specified by the rd field. |   |
| Traps:               | privileged_instruction (if S=0)   |   |
| Format:              |   |   |
|                      | <u>31 30 29 25 24 19 18</u>   | 0 |
|                      | 1 0 rd 1 0 1 0 1 1 ignored  |   |





| RDWIM                | Read Window Invalid Mask register<br>(Privileged Instruction)                              |
|----------------------|--|
| Operation:           | r[rd] → WIM  |
| Assembler<br>Syntax: | rd %wim, <i>regrd</i>  |
| Description:         | RDWIM copies the contents of the WIM register into the register specified by the rd field. |
| Traps:               | privileged_instruction (if S=0)  |
| Format:              |  |
|                      | 31 30 29     25 24     19 18     0       1 0     rd     1 0 1 0 1 0     ignored            |

| RDY                  | Read Y register  |
|----------------------|--|
| Operation:           | r[rd] → Y  |
| Assembler<br>Syntax: | rd %y, <i>regrd</i>  |
| Description:         | RDY copies the contents of the Y register into the register specified by the rd field. |
| Traps:               | none   |
| Format:              |  |
|                      | <u>31 30 29 25 24 19 18 0</u>  |
|                      | 1 0 rd 1 0 1 0 0 0 ignored   |





| RESTORE |  |
|---------|--|
|---------|--|

## Restore caller's window

| Operation:           | ncwp - CWP + 1<br>result - r[rs1] + (r[rs2] or sign extnd(simm13))<br>CWP - ncwp<br>r[rd] - result<br>RESTORE does not affect condition codes  |  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|--|
| Assembler<br>Syntax: | restore regrs1, reg_or_imm, regrd  |  |  |  |  |  |  |
| Description:         | RESTORE adds one to the Current Window Pointer (modulo the number of imple-<br>mented windows) and compares this value against the Window Invalid Mask register. If<br>the new window number corresponds to an invalidated window (WIM AND $2ncwp = 1$ ), a<br>window_underflow trap is generated. If the new window number is not invalid (i.e., its<br>corresponding WIM bit is reset), then the contents of r[rs1] is added to either the con-<br>tents of r[rs2] (field bit <i>i</i> = 1) or to the 13-bit, sign-extended immediate value contained in<br>the instruction (field bit <i>i</i> = 0). Because the CWP has not been updated yet, r[rs1] and<br>r[rs2] are read from the currently addressed window (the called window). |  |  |  |  |  |  |
|                      | The new CWP value is written into the PSR, causing the previous window (the caller's window) to become the active window. The result of the addition is now written into the r[rd] register of the restored window.  |  |  |  |  |  |  |
|                      | Note that arithmetic operations involving the CWP are always done modulo the number of implemented windows (8 for the ERC 32).   |  |  |  |  |  |  |
| Traps:               | window_underflow   |  |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |  |  |  |  |  |  |
|                      | 1         0         rd         1         1         1         0         rs1         i=0         ignored         rs2   |  |  |  |  |  |  |

| 31 30 29 | 25 | 24 19  | 18 14 |     | 12     | 0 |
|----------|----|--------|-------|-----|--------|---|
| 1 0      | rd | 111101 | rs1   | i=1 | simm13 |   |

| RETT                 | Return from Trap<br>(Privileged Instruction)  |   |  |  |  |  |
|----------------------|---|---|--|--|--|--|
| Operation:           | ncwp $\leftarrow$ CWP + 1<br>ET $\leftarrow$ 1<br>PC $\leftarrow$ nPC<br>nPC $\leftarrow$ r[rs1] + (r[rs2] or sign extnd(simm13))<br>CWP $\leftarrow$ ncwp<br>S $\leftarrow$ pS   |   |  |  |  |  |
| Assembler<br>Syntax: | rett address  |   |  |  |  |  |
| Description:         | windows) and cor<br>window number<br>window_underflo<br>corresponding W<br>address derived b  | mpares this value ag<br>corresponds to an<br>w trap is generated.<br>/IM bit is reset), the<br>by adding the conter | ainst the Windo<br>invalidated v<br>If the new win<br>n RETT cause<br>its of r[rs1] to e | rodulo the number of implemented<br>ow Invalid Mask register. If the new<br>vindow (WIM AND $2ncwp = 1$ ), a<br>ndow number is not invalid (i.e., its<br>is a delayed control transfer to the<br>ither the contents of r[rs2] (field bit <i>i</i><br>contained in the instruction (field bit |  |  |
|                      | Before the control transfer takes place, the new CWP value is written into the PSR, causing the previous window (the one in which the trap was taken) to become the active window. In addition, the PSR's ET bit is set to one (traps enabled) and the previous Supervisor bit (pS) is restored to the S field. |   |  |  |  |  |
|                      | Although in theory RETT is a delayed control transfer instruction, in practice, RETT must always be immediately preceded by a JMPL instruction, creating a delayed control transfer couple. This has the effect of annulling the delay instruction.   |   |  |  |  |  |
|                      | illegal_instruction<br>encountered, but<br>underflow conditi<br>the target addres   | trap is generated.<br>(1) the processor is<br>on described above<br>s are nonzero, then<br>encodes the trap co      | If traps are not<br>s not in supervi<br>occurs, or (3)<br>a reset trap occ               | ering the RETT instruction, an<br>enabled (ET=0) when the RETT is<br>isor mode (S=0), or (2) the window<br>if either of the two low-order bits of<br>curs. If a reset trap does occur, the<br>ged_instruction, window_underflow,   |  |  |
|                      |   | te: To re-execute the following sequence:   | ne trapping ins  | truction when returning from a trap  |  |  |
|                      | jmpl  | %17,  | %0   | ! old PC   |  |  |
|                      | rett  | %18   |  | ! old nPC  |  |  |
|                      | Note: The ERC 32 saves the PC in r[17] (local 1) and the nPC in r[18] (local2) of the trap win-<br>dow upon entering a trap.  |   |  |  |  |  |
|                      |   | nstruction after the tr<br>use the sequence:  | apping instruct  | ion (e.g., when the trapping instruc-  |  |  |
|                      | jmpl  | %18,  | %0   | ! old nPC  |  |  |
|                      | rett  | %18 + 4   |  | ! old nPC + 4  |  |  |





## RETT Return from Trap (Privileged Instruction)

Traps: illegal\_instruction reset (privileged\_instruction) reset (memory\_address\_not\_aligned) reset (window\_underflow)

## Format:

| 31 | 30 | 29 25   | 24 19  | 18 14 | 13 1 | 12 5    | 4 0 |
|----|----|---------|--------|-------|------|---------|-----|
| 1  | 0  | ignored | 111001 | rs1   | i=0  | ignored | rs2 |
| 31 | 30 | 29 25   | 24 19  | 18 14 | 13 1 | 12      | 0   |
| 1  | 0  | ignored | 111001 | rs1   | i=1  | simm1   | 3   |

| SAVE                 | Save caller's window  |  |  |  |
|----------------------|---|--|--|--|
| Operation:           | ncwp - CWP - 1<br>result - r[rs1] + (r[rs2] or sign extnd(simm13))<br>CWP - ncwp<br>r[rd] - result<br>SAVE does not affect condition codes  |  |  |  |
| Assembler<br>Syntax: | save regrs1, reg_or_imm, regrd  |  |  |  |
| Description:         | SAVE subtracts one from the Current Window Pointer (modulo the number of imple-<br>mented windows) and compares this value against the Window Invalid Mask register. If<br>the new window number corresponds to an invalidated window (WIM AND 2ncwp = 1), a<br>window_overflow trap is generated. If the new window number is not invalid (i.e., its cor-<br>responding WIM bit is reset), then the contents of r[rs1] is added to either the contents of<br>r[rs2] (field bit $i = 1$ ) or to the 13-bit, sign-extended immediate value contained in the<br>instruction (field bit $i = 0$ ). Because the CWP has not been updated yet, r[rs1] and r[rs2]<br>are read from the currently addressed window (the calling window). |  |  |  |
|                      | The new CWP value is written into the PSR, causing the active window to become the previous window, and the called window to become the active window. The result of the addition is now written into the r[rd] register of the new window.   |  |  |  |
|                      | Note that arithmetic operations involving the CWP are always done modulo the number of implemented windows (8 for the ERC 32).  |  |  |  |
| Traps:               | window_overflow   |  |  |  |
| Format:              |   |  |  |  |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       0       rd       1       1       1       0       rs1       i=0       ignored       rs2  |  |  |  |

| <u>31 30 29</u> | 25 | 24 19  | 18 14 | 13  | 12 0   |
|-----------------|----|--------|-------|-----|--------|
| 1 0             | rd | 111100 | rs1   | i=1 | simm13 |





| SETHI        | Set High 22 bits of <i>r register</i>   |     |  |  |
|--------------|---|-----|--|--|
| Operation:   | r[rd]<31:10>  |     |  |  |
| Assembler    | sethi const22, regrd  |     |  |  |
| Syntax:      | sethi %hi <i>value</i> , <i>regrd</i>   |     |  |  |
| Description: | SETHI zeros the ten least significant bits of the contents of r[rd] and replaces its high-<br>order 22 bits with <i>imm22</i> . The condition codes are not affected. |     |  |  |
|              | <i>Programming note:</i> SETHI 0, %0 is the preferred instruction to use as a NOP, becau it will not increase execution time if it follows a load instruction.        | use |  |  |
| Traps:       | none  |     |  |  |
| Format:      |   |     |  |  |
|              | <u>31 30 29 25 24 22 21 0</u>   | -   |  |  |
|              | 0 0 rd 1 0 0 imm22  |     |  |  |

| SLL                  | Shift Left Logical   |  |  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|--|--|
| Operation:           | r[rd] ← r[rs1] SLL by (r[rs2] or shcnt)  |  |  |  |  |  |  |  |
| Assembler<br>Syntax: | sll regrs1, reg_or_imm, regrd  |  |  |  |  |  |  |  |
| Description:         | SLL shifts the contents of r[rs1] left by the number of bits specified by the shift count, fill-<br>ing the vacated positions with zeros. The shifted results are written into r[rd]. No shift<br>occurs if the shift count is zero.   |  |  |  |  |  |  |  |
|                      | If the i bit field equals zero, the shift count for SLL is the least significant five bits of the contents of r[rs2]. If the i bit field equals one, the shift count for SLL is the 13-bit, sign extended immediate value, simm13. In the instruction format and the operation description above, the least significant five bits of simm13 is called <i>shcnt</i> . |  |  |  |  |  |  |  |
|                      | This instruction does not modify the condition codes.  |  |  |  |  |  |  |  |
| Traps:               | none   |  |  |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |  |  |  |  |  |  |  |
|                      | 1 0 rd 1 0 0 1 0 1 rs1 i=0 ignored rs2   |  |  |  |  |  |  |  |

| 31 30 29 | 25 | 24 19  | 18 14 | 13  | 12 5    | 4 0   |
|----------|----|--------|-------|-----|---------|-------|
| 1 0      | rd | 100101 | rs1   | i=1 | ignored | shcnt |



|  | R |
|--|---|

| SRA                  | Shift Right Arithmetic   |  |  |  |
|----------------------|--|--|--|--|
| Operation:           | r[rd] → r[rs1] SRA by (r[rs2] or shcnt)  |  |  |  |
| Assembler<br>Syntax: | sra regrs1, reg_or_imm, regrd  |  |  |  |
| Description:         | SRA shifts the contents of r[rs1] right by the number of bits specified by the shift count, filling the vacated positions with the MSB of r[rs1]. The shifted results are written into r[rd]. No shift occurs if the shift count is zero.  |  |  |  |
|                      | If the i bit field equals zero, the shift count for SRA is the least significant five bits of the contents of r[rs2]. If the i bit field equals one, the shift count for SRA is the 13-bit, sign extended immediate value, simm13. In the instruction format and the operation description above, the least significant five bits of simm13 is called <i>shcnt</i> . |  |  |  |
|                      | This instruction does not modify the condition codes.  |  |  |  |
|                      | <i>Programming note:</i> A "Shift Left Arithmetic by 1 (and calculate overflow)" can be implemented with an ADDcc instruction.   |  |  |  |
| Traps:               | none   |  |  |  |
| Format:              |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |  |  |  |
|                      | 1 0 rd 1 0 0 1 1 1 rs1 i=0 ignored rs2   |  |  |  |
|                      |  |  |  |  |

| <u>31 30</u> | 29 25 | 24 19  | 18 14 | 13  | 12 5    | 4 0   |
|--------------|-------|--------|-------|-----|---------|-------|
| 1 0          | rd    | 100111 | rs1   | i=1 | ignored | shcnt |

0

rs2

## SRL Shift Right Logical **Operation:** $r[rd] \leftarrow r[rs1]$ SRL by (r[rs2] or shcnt) Assembler srl regrs1, reg\_or\_imm, regrd Syntax: **Description:** SRL shifts the contents of r[rs1] right by the number of bits specified by the shift count, filling the vacated positions with zeros. The shifted results are written into r[rd]. No shift occurs if the shift count is zero. If the i bit field equals zero, the shift count for SRL is the least significant five bits of the contents of r[rs2]. If the i bit field equals one, the shift count for SRL is the 13-bit, sign extended immediate value, simm13. In the instruction format and the operation description above, the least significant five bits of simm13 is called shcnt. This instruction does not modify the condition codes. Traps: none Format: 31 30 29 19 18 14 13 12 25 24

rd

1 0

100110

| 31 30 | ) 29 | 25 | 24 19  | 18 14 | 13  | 12 5    | 4 0   |
|-------|------|----|--------|-------|-----|---------|-------|
| 1 0   | )    | rd | 100110 | rs1   | i=1 | ignored | shcnt |

rs1

i=0

ignored





| ST                   | Store Word   |  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|--|
| Operation:           | [r[rs1] + (r[rs2] or sign extnd(simm13))] ← r[rd]  |  |  |  |  |  |  |
| Assembler<br>Syntax: | st regrd, [address]  |  |  |  |  |  |  |
| Description:         | The ST instruction moves a word from the destination register, $r[rd]$ , into memory. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. |  |  |  |  |  |  |
|                      | If ST takes a trap, the contents of the memory address remain unchanged.   |  |  |  |  |  |  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.   |  |  |  |  |  |  |
| Traps:               |  |  |  |  |  |  |  |
|                      | memory_address_not_aligned<br>data_access_exception  |  |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |  |  |  |  |  |  |
|                      | 1 1 rd 0 0 0 1 0 0 rs1 i=0 ignored rs2   |  |  |  |  |  |  |

|   |     |      |      |        | 1   |       |      |       |   |
|---|-----|------|------|--------|-----|-------|------|-------|---|
| 3 | 1 3 | 0_29 | 9 25 | 24 19  | 18  | 14_13 | 3 12 |       | 0 |
|   | 1 1 |      | rd   | 000100 | rs1 | i=    | 1    | simm1 | 3 |

| STA                  | Store Word into Alternate space<br>(Privileged Instruction)  |
|----------------------|--|
| Operation:           | address space ← asi<br>[r[rs1] + r[rs2]] ← r[rd]   |
| Assembler<br>Syntax: | sta <i>regrd</i> , [ <i>regaddr</i> ] asi  |
| Description:         | The STA instruction moves a word from the destination register, r[rd], into memory. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2]. |
| Traps:               | If STA takes a trap, the contents of the memory address remain unchanged.<br>illegal_instruction (if i=1)<br>privileged_instruction (if S=0)<br>memory_address_not_aligned<br>data_access_exception  |
| Format:              | 31 30 29       25 24       19 18       14 13 12       5 4       0         1 1       rd       0 1 0 1 0 0       rs1       i=0       asi       rs2   |





| STB                  | Store Byte   |
|----------------------|--|
| Operation:           | [r[rs1] + (r[rs2] or sign extnd(simm13))] - r[rd]  |
| Assembler<br>Syntax: | stb <i>regrd</i> , [ <i>address</i> ]<br>synonyms: stub, stsb  |
| Description:         | The STB instruction moves the least significant byte from the destination register, r[rd], into memory. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. |
|                      | If STB takes a trap, the contents of the memory address remain unchanged.  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.   |
| Traps:               | data_access_exception  |
| Format:              |  |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       1       rd       0       0       1       1       rs1       i=0       ignored       rs2   |

| 31 3 | 0 29 | 25 | 24 19  | 18 14 | 13  | 12     | 0 |
|------|------|----|--------|-------|-----|--------|---|
| 1 1  |      | rd | 000101 | rs1   | i=1 | simm13 |   |

| STBA                 | Store Byte into Alternate space<br>(Privileged Instruction)   |  |  |  |  |
|----------------------|---|--|--|--|--|
| Operation:           | address space ← asi<br>[r[rs1] + r[rs2]] ← r[rd]  |  |  |  |  |
| Assembler<br>Syntax: | stba <i>regrd</i> , [ <i>regaddr</i> ] <i>asi</i><br>synonyms: stuba, stsba   |  |  |  |  |
| Description:         | The STBA instruction moves the least significant byte from the destination register, r[rd], into memory. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2]. |  |  |  |  |
|                      | If STBA takes a trap, the contents of the memory address remain unchanged.  |  |  |  |  |
| Traps:               | illegal_instruction (if i=1)<br>privileged_instruction (if S=0)<br>data_access_exception  |  |  |  |  |
| Format:              |   |  |  |  |  |
|                      | 31 30 29     25 24     19 18     14 13 12     5 4     0       1 1     rd     0 1 0 1 0 1     rs1     i=0     asi     rs2  |  |  |  |  |
|                      | 1 1 rd 010101 rs1 i=0 asi rs2   |  |  |  |  |



| B |
|---|

| STC                  | Store Coprocessor register   |
|----------------------|--|
| Operation:           | [r[rs1] + (r[rs2] or sign extnd(simm13))] - c[rd]  |
| Assembler<br>Syntax: | st cregrd, [address]   |
| Description:         | The STC instruction moves a word from a coprocessor register, c[rd], into memory. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. |
|                      | If the PSR's EC bit is set to zero or if no coprocessor is present, a cp_disabled trap will be generated. If STC takes a trap, memory remains unchanged.   |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.   |
| Traps:               | cp_disabled<br>cp_exception<br>memory_address_not_aligned<br>data_access_exception   |
| Format:              |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |
|                      | 1         rd         110100         rs1         i=0         ignored         rs2  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>   |

| 3 | 31 | 30 | 29 | 2  | 25 2 | 24 19  | 18 14 | 13  | 12    | 0 |
|---|----|----|----|----|------|--------|-------|-----|-------|---|
|   | 1  | 1  |    | rd |      | 110100 | rs1   | i=1 | simm1 | 3 |

| STCSR                | Store Coprocessor State Register   |  |  |  |  |
|----------------------|--|--|--|--|--|
| Operation:           | [r[rs1] + (r[rs2] or sign extnd(simm13))] ← CSR  |  |  |  |  |
| Assembler<br>Syntax: | st %csr, [address]   |  |  |  |  |
| Description:         | The STCSR instruction moves the contents of the Coprocessor State Register into memory. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. |  |  |  |  |
|                      | If the PSR's EC bit is set to zero or if no coprocessor is present, a cp_disabled trap will be generated. If STCSR takes a trap, the contents of the memory address remain unchanged.  |  |  |  |  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.   |  |  |  |  |
| Traps:               | cp_disabled<br>cp_exception<br>memory_address_not_aligned<br>data_access_exception   |  |  |  |  |
| Format:              |  |  |  |  |  |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       1       rd       1       1       0       rs1       i=0       ignored       rs2   |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>   |  |  |  |  |

rs1

i=1

simm13

1 1

rd





| STD                  | Store Doubleword  |
|----------------------|---|
| Operation:           | [r[rs1] + (r[rs2] or sign extnd(simm13))]   |
| Assembler<br>Syntax: | std regrd, [address]  |
| Description:         | The STD instruction moves a doubleword from the destination register pair, $r[rd]$ and $r[rd+1]$ , into memory. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The most significant word in the even-numbered destination register is written into memory at the effective address and the least significant memory word in the next odd-numbered register is written into memory at the effective address + 4. |
|                      | If a data_access_exception trap takes place during the effective address memory access, memory remains unchanged.   |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.  |
| Traps:               | memory_address_not_aligned<br>data_access_exception   |
| Format:              |   |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>  |
|                      | 1         1         rd         0 0 0 0 1 1 1         rs1         i=0         ignored         rs2  |
|                      | 31 30 29 25 24 19 18 14 13 12 0   |
|                      | 1         1         rd         0         0         1         1         rs1         i=1         simm13   |

| STDA                 | Store Doubleword into Alternate space (Privileged Instruction)  |        |     |     |     |     |  |  |
|----------------------|---|--------|-----|-----|-----|-----|--|--|
| Operation:           | address space   |        |     |     |     |     |  |  |
| Assembler<br>Syntax: | stda <i>regrd</i> , [ <i>regaddr</i> ] asi  |        |     |     |     |     |  |  |
| Description:         | The STDA instruction moves a doubleword from the destination register pair, r[rd] and r[rd+1], into memory. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2]. The most significant word in the even-numbered destination register is written into memory at the effective address and the least significant memory word in the next odd-numbered register is written into memory at the effective address + 4. |        |     |     |     |     |  |  |
|                      | If a data_access_exception trap takes place during the effective address memory access, memory remains unchanged.   |        |     |     |     |     |  |  |
| Traps:               | illegal_instruction (if i=1)<br>privileged_instruction (if S=0)<br>memory_address_not_aligned<br>data_access_exception  |        |     |     |     |     |  |  |
| Format:              |   |        |     |     |     |     |  |  |
|                      |   |        |     | 13  |     |     |  |  |
|                      | 1 1 rd  | 010111 | rs1 | i=0 | asi | rs2 |  |  |



| STDC                 | Store Doubleword Coprocessor  |  |  |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|--|--|
| Operation:           | [r[rs1] + (r[rs2] or sign extnd(simm13))]   |  |  |  |  |  |  |  |
| Assembler<br>Syntax: | std cregrd, [address]   |  |  |  |  |  |  |  |
| Description:         | The STDC instruction moves a doubleword from the coprocessor register pair, c[rd] and c[rd+1], into memory. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The most significant word in the even-numbered destination register is written into memory at the effective address and the least significant memory word in the next odd-numbered register is written into memory at the effective address + 4. |  |  |  |  |  |  |  |
|                      | If the PSR's EC bit is set to zero or if no coprocessor is present, a cp_disabled trap will be generated. If a data_access_exception trap takes place during the effective address memory access, memory remains unchanged.   |  |  |  |  |  |  |  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.  |  |  |  |  |  |  |  |
| Traps:               | cp_disabled<br>cp_exception<br>memory_address_not_aligned<br>data_access_exception  |  |  |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>  |  |  |  |  |  |  |  |
|                      | 1         rd         110111         rs1         i=0         ignored         rs2   |  |  |  |  |  |  |  |

| 31 | 30 | 29 | 25 | 24 19  | 18 14 | 13  | 12 0   |
|----|----|----|----|--------|-------|-----|--------|
| 1  | 1  |    | rd | 110111 | rs1   | i=1 | simm13 |

| STDCQ                | Store Doubleword Coprocessor Queue<br>(Privileged Instruction)  |  |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|--|
| Operation:           | [r[rs1] + (r[rs2] or sign extnd(simm13))]   |  |  |  |  |  |  |
| Assembler<br>Syntax: | std %cq, [address]  |  |  |  |  |  |  |
| Description:         | The STDCQ instruction moves the front entry of the Coprocessor Queue into memory. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The address portion of the queue entry is written into memory at the effective address and the instruction portion of the entry is written into memory at the effective address + 4. |  |  |  |  |  |  |
|                      | If the PSR's EC bit is set to zero or if no coprocessor is present, a cp_disabled trap will be generated. If a data_access_exception trap takes place during the effective address memory access, memory remains unchanged.   |  |  |  |  |  |  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.  |  |  |  |  |  |  |
| Traps:               | cp_disabled<br>cp_exception<br>privileged_instruction (if S=0)<br>memory_address_not_aligned<br>data_access_exception   |  |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |  |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       1       rd       1       1       0       rs1       i=0       ignored       rs2  |  |  |  |  |  |  |

| <u>31 30 2</u> | 29 25 | 24 19  | 18 14 1 | 13 12 |        | 0 |
|----------------|-------|--------|---------|-------|--------|---|
| 1 1            | rd    | 110110 | rs1 i=  | =1    | simm13 |   |





| STDF                 | Store Doubleword Floating-Point   |
|----------------------|---|
| Operation:           | [r[rs1] + (r[rs2] or sign extnd(simm13))]   |
| Assembler<br>Syntax: | std fregrd, [address]   |
| Description:         | The STDF instruction moves a doubleword from the floating-point register pair, f[rd] and f[rd+1], into memory. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The most significant word in the even-numbered destination register is written into memory at the effective address and the least significant memory word in the next odd-numbered register is written into memory at the effective address + 4. If the PSR's EF bit is set to zero or if no floating-point unit is present, an fp_disabled trap will be concreted. If a trap takes place memory remains unchanged. |
|                      | will be generated. If a trap takes place, memory remains unchanged.<br><i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest   |
|                      | 4 kbytes of an address space can be written to without setting up a register.   |
| Traps:               | fp_disabled<br>fp_exception*<br>memory_address_not_aligned<br>data_access_exception   |
| Format:              |   |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>  |
|                      | 1 1 rd 100111 rs1 i=0 ignored rs2   |
|                      | 31 30 29 25 24 19 18 14 13 12 0   |
|                      | 1         rd         1         0         1         rs1         i=1         simm13   |

\* NOTE: An attempt to execute any FP instruction will cause a pending FP exception to be recognized by the integer unit.

110 **SPARC** 

| STDFQ                |  |                     |                | vord Flostruction                     |     | ng-Po   | oint (           | ຊຸມຄ | eue       |     |                                   |        |        |      |
|----------------------|--|---------------------|----------------|---------------------------------------|-----|---------|------------------|------|-----------|-----|-----------------------------------|--------|--------|------|
| Operation:           |  |                     |                | sign extnd(<br>sign extnd(            |     |         |                  |      |           |     | R                                 |        |        |      |
| Assembler<br>Syntax: | std %  | 5fq, [ <i>ad</i> c  | lress          | 5]                                    |     |         |                  |      |           |     |                                   |        |        |      |
| Description:         | The STDFQ instruction moves the front entry of the floating-point queue into memory. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. The address portion of the queue entry is written into memory at the effective address and the instruction portion of the entry is written into memory at the effective address + 4. If the FPU is in exception mode, the queue is then advanced to the next entry, or it becomes empty (as indicated by the <i>qne</i> bit in the FSR). |                     |                |                                       |     |         |                  |      |           |     |                                   |        |        |      |
|                      |  |                     |                |                                       |     |         |                  | -    | -         |     | it is present, an<br>s unchanged. | fp_dis | sabled | trap |
|                      | Progra   | amming              | note           | e: If <i>r</i> s1 is :                | set | :o 0 ar | nd <i>i</i> is s | set  | to 1,     | any | location in the letting up a regi |        | or hig | hest |
| Traps:               | privile<br>memo  | ception*<br>ged_ins | truci<br>ress_ | tion (if S=0<br>_not_aligne<br>eption |     |         |                  |      |           |     |                                   |        |        |      |
| Format:              |  |                     |                |                                       |     |         |                  |      |           |     |                                   |        |        |      |
|                      | 31 30<br>1 1   | 29<br>rd            | 25             | 24<br>100110                          |     | 18      | rs1              | 14   | 13<br>i=0 | 12  | 5<br>ignored                      | 4      | rs2    | 0    |
|                      | 31 30  | 29                  | 25             | 24                                    | 19  | 18      |                  | 14   | 13        | 12  |                                   |        |        | 0    |
|                      | 1 1  | rd                  |                | 10011                                 |     |         | rs1              |      | i=1       |     | sir                               | nm13   |        | Ť    |

\* NOTE: An attempt to execute any FP instruction will cause a pending FP exception to be recognized by the integer unit.



|  | B |
|--|---|

| STF                  | Store Floating-Point register   |  |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|--|
| Operation:           | [r[rs1] + (r[rs2] or sign extnd(simm13))] - f[rd]   |  |  |  |  |  |  |
| Assembler<br>Syntax: | st fregrd, [address]  |  |  |  |  |  |  |
| Description:         | The STF instruction moves a word from a floating-point register, f[rd], into memory. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. |  |  |  |  |  |  |
|                      | If the PSR's EF bit is set to zero or if no floating-point unit is present, an fp_disabled trap will be generated. If STF takes a trap, memory remains unchanged.   |  |  |  |  |  |  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.  |  |  |  |  |  |  |
| Traps:               | fp_disabled<br>fp_exception*<br>memory_address_not_aligned<br>data_access_exception   |  |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |  |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       1       rd       1       0       1       0       rs1       i=0       ignored       rs2  |  |  |  |  |  |  |
|                      |   |  |  |  |  |  |  |
|                      | 31       30       29       25       24       19       18       14       13       12       0         1       1       rd       100100       rs1       i=1       simm13       0  |  |  |  |  |  |  |

| STFSR                | Store Floating-Point State Register  |  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|--|
| Operation:           | [r[rs1] + (r[rs2] or sign extnd(simm13))] → FSR  |  |  |  |  |  |  |
| Assembler<br>Syntax: | st %fsr, [address]   |  |  |  |  |  |  |
| Description:         | The STFSR instruction moves the contents of the Floating-Point State Register into memory. The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. This instruction will wait for all pending FPops to complete execution before it writes the FSR into memory. |  |  |  |  |  |  |
|                      | If the PSR's EF bit is set to zero or if no floating-point unit is present, an fp_disabled trap will be generated. If STFSR takes a trap, the contents of the memory address remain unchanged.   |  |  |  |  |  |  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.   |  |  |  |  |  |  |
| Traps:               | fp_disabled<br>fp_exception*<br>memory_address_not_aligned<br>data_access_exception  |  |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |  |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       1       rd       100101       rs1       i=0       ignored       rs2  |  |  |  |  |  |  |
|                      | 31       30       29       25       24       19       18       14       13       12       0         1       1       rd       1       0       1       1       rs1       i=1       simm13       0  |  |  |  |  |  |  |

\* NOTE: An attempt to execute any FP instruction will cause a pending FP exception to be recognized by the integer unit.





| STH                  | Store Halfword  |
|----------------------|---|
| Operation:           | [r[rs1] + (r[rs2] or sign extnd(simm13))] - r[rd]   |
| Assembler<br>Syntax: | sth regrd, [address] synonyms: stuh, stsh   |
| Description:         | The STH instruction moves the least significant halfword from the destination register, $r[rd]$ , into memory. The effective memory address is derived by summing the contents of $r[rs1]$ and either the contents of $r[rs2]$ if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one. |
|                      | If STH takes a trap, the contents of the memory address remain unchanged.   |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be written to without setting up a register.  |
| Traps:               | memory_address_not_aligned<br>data_access_exception   |
| Format:              |   |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>  |
|                      | 1 0 rd 0 0 0 1 1 0 rs1 i=0 ignored rs2  |
|                      |   |
|                      | 31     30     29     25     24     19     18     14     13     12     0       1     0     rd     0     0     1     10     rs1     i=1     simm13  |

| STHA                 | Store Halfword into Alternate space<br>(Privileged Instruction)   |
|----------------------|---|
| Operation:           | address space ← asi<br>[r[rs1] + (r[rs2] or sign extnd(simm13))] ← r[rd]  |
| Assembler<br>Syntax: | stha <i>regrd</i> , [ <i>address</i> ]<br>synonyms: stuha, stsha  |
| Description:         | The STHA instruction moves the least significant halfword from the destination register, r[rd], into memory. The effective memory address is a combination of the address space value given in the <i>asi</i> field and the address derived by summing the contents of r[rs1] and r[rs2]. |
|                      | If STHA takes a trap, the contents of the memory address remain unchanged.  |
| Traps:               | illegal_instruction (if i=1)<br>privileged_instruction (if S=0)<br>memory_address_not_aligned<br>data_access_exception  |
| Format:              |   |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>  |
|                      | 1 1 rd 010110 rs1 i=0 asi rs2   |



| SUB                  | Subtract  |
|----------------------|---|
| Operation:           | r[rd] — r[rs1] - (r[rs2] or sign extnd(simm13))   |
| Assembler<br>Syntax: | sub regrs1, reg_or_imm, regrd   |
| Description:         | The SUB instruction subtracts either the contents of the register named in the $rs2$ field, r[rs2], if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate oper-<br>and contained in the instruction if <i>i</i> equals one, from register r[rs1]. The result is placed<br>in the register specified in the $rd$ field.  |
| Traps:               | none  |
| Format:              | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       0       rd       0       0       1       0       rs1       i=0       ignored       rs2         31       30       29       25       24       19       18       14       13       12       0         1       0       rd       0       0       1       14       13       12       0         1       0       rd       0       0       18       14       13       12       0 |

| SUBcc                | Subtract and modify icc  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|
| Operation:           | $ r[rd] \leftarrow r[rs1] - operand2, where operand2 = (r[rs2] or sign extnd(simm13)) n \leftarrow r[rd]<31> z \leftarrow if r[rd] = 0 then 1, else 0 v \leftarrow (r[rs1]<31> AND not operand2<31> AND not r[rd]<31>) OR (not r[rs1]<31> AND operand2<31> AND r[rd]<31>) c \leftarrow (not r[rs1]<31> AND operand2<31>) OR (r[rd]<31> AND (not r[rs1]<31> OR operand2<31>)) $   |  |  |  |  |  |
| Assembler<br>Syntax: | subcc regrs1, reg_or_imm, regrd  |  |  |  |  |  |
| Description:         | The SUBcc instruction subtracts either the contents of register r[rs2] (if the instruction's <i>i</i> bit equals zero) or the 13-bit, sign-extended immediate operand contained in the instruction (if <i>i</i> equals one) from register r[rs1]. The result is placed in register r[rd]. In addition, SUBcc modifies all the integer condition codes in the manner described above. <i>Programming note:</i> A SUBcc instruction with $rd = 0$ can be used for signed and |  |  |  |  |  |
|                      | unsigned integer comparison.   |  |  |  |  |  |
| Traps:               | none   |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |  |  |  |  |  |
|                      | 1 0 rd 010100 rs1 i=0 ignored rs2  |  |  |  |  |  |
|                      | 31 30 29 25 24 19 18 14 13 12 0  |  |  |  |  |  |
|                      | 1 0 rd 010100 rs1 i=1 simm13   |  |  |  |  |  |





| SUBX                 | Subtract with Carry  |
|----------------------|--|
| Operation:           | r[rd] → r[rs1] - (r[rs2] or sign extnd(simm13)) - c  |
| Assembler<br>Syntax: | subx regrs1, reg_or_imm, regrd   |
| Description:         | SUBX subtracts either the contents of register r[rs2] (if the instruction's <i>i</i> bit equals zero) or the 13-bit, sign-extended immediate operand contained in the instruction (if <i>i</i> equals one) from register r[rs1]. It then subtracts the PSR's carry bit ( <i>c</i> ) from that result. The final result is placed in the register specified in the <i>rd</i> field. |
| Traps:               | none   |
| Format:              |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |
|                      | 1 0 rd 0 0 1 1 0 0 rs1 i=0 ignored rs2   |
|                      | 31 30 29 25 24 19 18 14 13 12 0  |
|                      | 1         0         1         0         1         0         rs1         i=1         simm13   |

| SUBXcc               | Subtract with Carry and modify icc   |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|
| Operation:           | $ r[rd] \leftarrow r[rs1] - operand2 - c, where operand2 = (r[rs2] or sign extnd(simm13)) n \leftarrow r[rd]<31> z \leftarrow if r[rd] = 0 then 1, else 0 v \leftarrow (r[rs1]<31> AND not operand2<31> AND not r[rd]<31>) OR (not r[rs1]<31> AND operand2<31> AND r[rd]<31>) c \leftarrow (not r[rs1]<31> AND operand2<31>) OR (r[rd]<31> AND operand2<31>) OR (r[rd]<31> AND (not r[rs1]<31> OR operand2<31>)) $   |  |  |  |  |  |
| Assembler<br>Syntax: | <pre>subxcc regrs1, reg_or_imm, regrd</pre>  |  |  |  |  |  |
| Description:         | SUBXcc subtracts either the contents of register r[rs2] (if the instruction's <i>i</i> bit equals zero) or the 13-bit, sign-extended immediate operand contained in the instruction (if <i>i</i> equals one) from register r[rs1]. It then subtracts the PSR's carry bit ( <i>c</i> ) from that result. The final result is placed in the register specified in the <i>rd</i> field. In addition, SUBXcc modifies all the integer condition codes in the manner described above. |  |  |  |  |  |
| Traps:               | none   |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |  |  |  |  |  |
|                      | 1 0 rd 011100 rs1 i=0 ignored rs2  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>   |  |  |  |  |  |
|                      | 1 0 rd 011100 rs1 i=1 simm13   |  |  |  |  |  |



| SWAP                 | Swap <i>r register</i> with memory   |  |  |  |  |
|----------------------|--|--|--|--|--|
| Operation:           | word $\leftarrow$ [r[rs1] + (r[rs2] or sign extnd(simm13))]<br>temp $\leftarrow$ r[rd]<br>r[rd] $\leftarrow$ word<br>r[rs1] + (r[rs2] or sign extnd(simm13)) $\leftarrow$ temp   |  |  |  |  |
| Assembler<br>Syntax: | swap [source], regrd   |  |  |  |  |
| Description:         | SWAP atomically exchanges the contents of r[rd] with the contents of a memory loca-<br>tion, i.e., without allowing asynchronous trap interruptions. In a multiprocessor system,<br>two or more processors executing SWAP instructions simultaneously are guaranteed to<br>execute them serially, in some order. |  |  |  |  |
|                      | The effective memory address is derived by summing the contents of r[rs1] and either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or the 13-bit, sign-extended immediate operand contained in the instruction if <i>i</i> equals one.   |  |  |  |  |
|                      | If SWAP takes a trap, the contents of the memory address and the destination register remain unchanged.  |  |  |  |  |
|                      | <i>Programming note:</i> If <i>rs1</i> is set to 0 and <i>i</i> is set to 1, any location in the lowest or highest 4 kbytes of an address space can be accessed without setting up a register.   |  |  |  |  |
| Traps:               | memory_address_not_aligned<br>data_access_exception  |  |  |  |  |
| Format:              |  |  |  |  |  |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       1       rd       0       0       1       1       1       12       5       4       0         1       1       rd       0       0       1       11       12       5       4       0     |  |  |  |  |

| <u>31 30</u> | ) 29 | 25 | 24 19  | 18  | 14 13 | 12     | 0 |
|--------------|------|----|--------|-----|-------|--------|---|
| 1 1          |      | rd | 001111 | rs1 | i=1   | simm13 |   |

| SWAPA                | Swap <i>r register</i> with memory in Alternate space<br>(Privileged Instruction)  |
|----------------------|--|
| Operation:           | address space $\rightarrow$ asi<br>word $\rightarrow$ [r[rs1] + r[rs2]]<br>temp $\rightarrow$ r[rd]<br>r[rd] $\rightarrow$ word<br>[r[rs1] + r[rs2]] $\rightarrow$ temp  |
| Assembler<br>Syntax: | swapa [regsource] asi, regrd   |
| Description:         | SWAPA atomically exchanges the contents of r[rd] with the contents of a memory loca-<br>tion, i.e., without allowing asynchronous trap interruptions. In a multiprocessor system,<br>two or more processors executing SWAPA instructions simultaneously are guaranteed<br>to execute them serially, in some order. |
|                      | The effective memory address is a combination of the address space value given in the<br>asi field and the address derived by summing the contents of r[rs1] and r[rs2].   |
|                      | If SWAPA takes a trap, the contents of the memory address and the destination register remain unchanged.   |
| Traps:               | illegal_instruction (if i=1)<br>privileged_instruction (if S=0)<br>memory_address_not_aligned<br>data_access_exception   |
| Format:              |  |

| 31 30 29 | 25 24 | 19 18 | 14  | 13 1 | 12 5 | 4 0 |
|----------|-------|-------|-----|------|------|-----|
| 1 1 rd   | 0111  | 111   | rs1 | i=0  | asi  | rs2 |





| TADDcc               | Tagged Add and modify icc   |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|
| Operation:           | $ r[rd] \leftarrow r[rs1] + operand2, where operand2 = (r[rs2] \text{ or sign extnd(simm13)}) $ $ n \leftarrow r[rd]<31> $ $ z \leftarrow if r[rd]=0 \text{ then 1, else 0} $ $ v \leftarrow (r[rs1]<31> \text{ AND operand2}<31> \text{ AND not } r[rd]<31>) $ $ OR (not r[rs1]<31> \text{ AND not operand2}<31> \text{ AND } r[rd]<31>) $ $ OR (r[rs1]<1:0> \frac{1}{4} \text{ 0 OR operand2}<1:0> \frac{1}{4} \text{ 0}) $ $ c \leftarrow (r[rs1]<31> \text{ AND operand2}<31> $ $ OR (not r[rd]<31> \text{ AND (r[rs1]<31> OR operand2}<31>)) $ |  |  |  |  |  |
| Assembler<br>Syntax: | taddcc regrs1, reg_or_imm, regrd  |  |  |  |  |  |
| Description:         | TADDcc adds the contents of r[rs1] to either the contents of r[rs2] if the instruction's <i>i</i> bit equals zero, or to a 13-bit, sign-extended immediate operand if <i>i</i> equals one. The result is placed in the register specified in the <i>rd</i> field. In addition to the normal arithmetic overflow, an overflow condition also exists if bit 1 or bit 0 of either operand is not zero. TADDcc modifies all the integer condition codes in the manner described above.  |  |  |  |  |  |
| Traps:               | none  |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>  |  |  |  |  |  |
|                      | 1 0 rd 1 0 0 0 0 0 rs1 i=0 ignored rs2  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>  |  |  |  |  |  |
|                      | 1 0 rd 1 0 0 0 0 0 rs1 i=1 simm13   |  |  |  |  |  |

| TADDccTV             | Tagged Add (modify icc) Trap on Overflow   |
|----------------------|--|
| Operation:           | result $\leftarrow$ r[rs1] + operand2, where operand 2 = (r[rs2] or sign extnd(simm13))<br>tv $\leftarrow$ (r[rs1]<31> AND operand2<31> AND not r[rd]<31>)<br>OR (not r[rs1]<31> AND not operand2<31> AND r[rd]<31>)<br>OR (r[rs1]<1:0> ¼ 0 OR operand2<1:0> ¼ 0)<br>if tv = 1, then tag overflow trap; else<br>n $\leftarrow$ r[rd]<31><br>z $\leftarrow$ if r[rd]=0 then 1, else 0<br>v $\leftarrow$ tv<br>c $\leftarrow$ (r[rs1]<31> AND operand2<31><br>OR (not r[rd]<31> AND operand2<31><br>OR (not r[rd]<31> AND (r[rs1]<31> OR operand2<31>))<br>r[rd] $\leftarrow$ result |
| Assembler<br>Syntax: | taddcctv regrs1, reg_or_imm, regrd   |
| Description:         | TADDccTV adds the contents of r[rs1] to either the contents of r[rs2] if the instruction's $i$ bit equals zero, or to a 13-bit, sign-extended immediate operand if $i$ equals one. In addition to the normal arithmetic overflow, an overflow condition also exists if bit 1 or bit 0 of either operand is not zero.   |
|                      | If TADDccTV detects an overflow condition, a tag_overflow trap is generated and the destination register and condition codes remain unchanged. If no overflow is detected, TADDccTV places the result in the register specified in the <i>rd</i> field and modifies all the integer condition codes in the manner described above (the overflow bit is, of course, set to zero).   |
| Traps:               | tag_overflow   |
| Format:              |  |

| 31 | 30 | 29 | 2  | 25 | 24  | 19   | 18 | 14 | 13  | 12 |         | 54     |     | 0 |
|----|----|----|----|----|-----|------|----|----|-----|----|---------|--------|-----|---|
| 1  | 0  |    | rd |    | 1 0 | 0010 | rs |    | i=0 |    | ignored |        | rs2 |   |
| 31 | 30 | 29 |    | 25 | 24  | 19   | 18 | 14 | 13  | 12 |         |        |     | 0 |
| 1  | 0  |    | rd |    | 10  | 0010 | rs | l  | i=1 |    |         | simm13 |     |   |





| Ticc         | Trap on integer condition codes   |
|--------------|---|
| Operation:   | If condition true, then trap_instruction;<br>tt   |
| Assembler    | ta{,a} label  |
| Syntax:      | tn{,a} label<br>tne{,a}label synonym: tnz<br>te{,a} label synonym: tz<br>tg{,a} label<br>tle{,a} label<br>tge{,a} label<br>tge{,a} label<br>ttual label<br>ttual label<br>tcc{,a} label synonym: tgeu<br>tcs{,a} label synonym: tlu<br>tpos{,a} label<br>tneg{,a} label<br>trc{,a} label<br>trc{,a} label<br>trc{,a} label  |
| Description: | A Ticc instruction evaluates specific integer condition code combinations (from the PSR's <i>icc</i> field) based on the trap type as specified by the value in the instruction's <i>cond</i> field. If the specified combination of condition codes evaluates as true, and there are no higher-priority traps pending, then a trap_instruction trap is generated. If the condition codes evaluate as false, the trap is not generated. |
|              | If a trap_instruction trap is generated, the <i>tt</i> field of the Trap Base Register (TBR) is written with 128 plus the least significant seven bits of r[rs1] plus either r[rs2] (bit field <i>i</i> =0) or the 13-bit sign-extended immediate value contained in the instruction (bit field <i>i</i> =1).   |
| Traps:       | trap_instruction  |

Ticc

# Trap on integer condition codes

| Mnemonic | Cond. | Operation   | icc Test            |
|----------|-------|---|---------------------|
| TN       | 0000  | Trap Never  | No test             |
| TE       | 0001  | Trap on Equal   | Z                   |
| TLE      | 0010  | Trap on Less or Equal                                 | z OR (n XOR v)      |
| TL       | 0011  | Trap on Less  | n XOR v             |
| TLEU     | 0100  | Trap on Less or Equal, Unsigned                       | c OR z              |
| TCS      | 0101  | Trap on Carry Set (Less then, Unsigned)               | с                   |
| TNEG     | 0110  | Trap on Negative                                      | n                   |
| TVS      | 0111  | Trap on oVerflow Set                                  | v                   |
| ТА       | 1000  | Trap Always   | No test             |
| TNE      | 1001  | Trap on Not Equal                                     | not z               |
| TG       | 1010  | Trap on Greater                                       | not(z OR (n XOR v)) |
| TGE      | 1011  | Trap on Greater or Equal                              | not(n XOR v)        |
| TGU      | 1100  | Trap on Greater, Unsigned                             | not(c OR z)         |
| тсс      | 1101  | Trap on Carry Clear (Greater than or Equal, Unsigned) | not c               |
| TPOS     | 1110  | Trap on Positive                                      | not n               |
| TVC      | 1111  | Trap on oVerflow Clear                                | not v               |

# Format:

| 31 | 30 | 29 2 | 28 25 | 524 1  | 9 18 | 14  | 13  | 12      | 5 4    |     | 0 |
|----|----|------|-------|--------|------|-----|-----|---------|--------|-----|---|
| 1  | 0  | ign. | cond. | 111010 |      | rs1 | i=0 | ignored |        | rs2 |   |
| 31 | 30 | 29 2 | 28 25 | 524 1  | 9 18 | 14  | 13  | 12      | -      |     | 0 |
| 1  | 0  | ign. | cond. | 11101  | D    | rs1 | i=1 |         | simm13 | }   |   |

ign. = ignored cond. = condition





| TSUBcc       | Tagged Subtract and modify icc   |            |  |  |  |  |
|--------------|--|------------|--|--|--|--|
| Operation:   | $ \begin{array}{l} r[rd] \twoheadleftarrow r[rs1] & - \ operand2, \ where \ operand2 = (r[rs2] \ or \ sign \ extnd(simm13)) \\ n \twoheadleftarrow r[rd] < 31 > \\ z \twoheadleftarrow if \ r[rd] = 0 \ then \ 1, \ else \ 0 \\ v \twoheadleftarrow (r[rs1] < 31 > \ AND \ not \ operand2 < 31 > \ AND \ not \ r[rd] < 31 >) \ OR \ (not \ r[rs1] < 31 > \ AND \ operand2 < 31 > \ AND \ operand2 < 31 >) \ OR \ (r[rs1] < 1:0 > \frac{1}{4} \ 0 \ OR \ operand2 < 1:0 > \frac{1}{4} \ 0) \\ c \twoheadleftarrow (not \ r[rs1] < 31 > \ AND \ operand2 < 31 > \ OR \ (r[rd] < 31 >) \ OR \ (r[rd] < 31 > \ AND \ operand2 < 31 > \ OR \ operand2 < 31 >) \\ OR \ (r[rd] < 31 > \ AND \ (not \ r[rs1] < 31 > \ OR \ operand2 < 31 >)) \end{array} $ |            |  |  |  |  |
| Assembler    | Syntax:tsubcc regrs1, reg_or_imm, regrd  |            |  |  |  |  |
| Description: | TSUBcc subtracts either the contents of register r[rs2] (if the instruction's <i>i</i> bit equals zero) or the 13-bit, sign-extended immediate operand contained in the instruction (if <i>i</i> equals one) from register r[rs1]. The result is placed in the register specified in the <i>rd</i> field. In addition to the normal arithmetic overflow, an overflow condition also exists if bit 1 or bit 0 of either operand is not zero. TSUBcc modifies all the integer condition codes in the manner described above.   |            |  |  |  |  |
| Traps:       | none   |            |  |  |  |  |
| Format:      |  |            |  |  |  |  |
|              | <u>31 30 29 25 24 19 18 14 13 12</u>   | 5 4 0      |  |  |  |  |
|              | 1 0 rd 1 0 0 0 0 1 rs1 i=0 ig  | gnored rs2 |  |  |  |  |
|              | <u>31 30 29 25 24 19 18 14 13 12</u>   | 0          |  |  |  |  |
|              | 1 0 rd 1 0 0 0 0 1 rs1 i=1   | simm13     |  |  |  |  |

| TSUBccTV             | Tagged Subtract (modify icc)<br>Trap on Overflow  |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|
| Operation:           | result $\leftarrow$ r[rs1] - operand2, where operand2 = (r[rs2] or sign extnd(simm13))<br>tv $\leftarrow$ (r[rs1]<31> AND not operand2<31> AND not r[rd]<31>) OR (not r[rs1]<31><br>AND operand2<31> AND r[rd]<31>)<br>OR (r[rs1]<1:0> ¼ 0 OR operand2<1:0> ¼ 0)<br>if tv = 1, then tag overflow trap; else<br>n $\leftarrow$ r[rd]<31><br>z $\leftarrow$ if r[rd]=0 then 1, else 0<br>v $\leftarrow$ tv<br>c $\leftarrow$ (not(r[rs1]<31>) AND operand2<31> OR<br>(r[rd]<31> AND (not(r[rs1]<31>) OR operand2<31>))<br>r[rd] $\leftarrow$ result |  |  |  |  |  |
| Assembler<br>Syntax: | tsubcctv regrs1, reg_or_imm, regrd  |  |  |  |  |  |
| Description:         | TSUBccTV subtracts either the contents of register r[rs2] (if the instruction's <i>i</i> bit equals zero) or the 13-bit, sign-extended immediate operand contained in the instruction (if <i>i</i> equals one) from register r[rs1]. In addition to the normal arithmetic overflow, an overflow condition also exists if bit 1 or bit 0 of either operand is not zero.  |  |  |  |  |  |
|                      | If TSUBccTV detects an overflow condition, a tag_overflow trap is generated and the destination register and condition codes remain unchanged. If no overflow is detected, TSUBccTV places the result in the register specified in the <i>rd</i> field and modifies all the integer condition codes in the manner described above (the overflow bit is, of course, set to zero).  |  |  |  |  |  |
| Traps:               | tag_overflow  |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>  |  |  |  |  |  |
|                      | 1         0         rd         1         0         1         rs1         i=0         ignored         rs2  |  |  |  |  |  |

| <u>31 30</u> | 29 | 25 | 24 19  | 18  | 14 | 13  | 12     | 0 |
|--------------|----|----|--------|-----|----|-----|--------|---|
| 1 0          | rd |    | 100011 | rs1 |    | i=1 | simm13 |   |





| UNIMP                | Unimplemented instruction   |  |  |  |  |
|----------------------|---|--|--|--|--|
| Operation:           | illegal instruction trap  |  |  |  |  |
| Assembler<br>Syntax: | unimp <i>const22</i>  |  |  |  |  |
| Description:         | Executing the UNIMP instruction causes an immediate illegal_instruction trap. The value in the const22 field is ignored.  |  |  |  |  |
|                      | <i>Programming note:</i> UNIMP can be used as part of the protocol for calling a function that is expected to return an aggregate value, such as a C-language structure.  |  |  |  |  |
|                      | <ol> <li>An UNIMP instruction is placed after (not in) the delay slot after the CALL<br/>instruction in the calling function.</li> </ol>  |  |  |  |  |
|                      | <ol> <li>If the called function is expecting to return a structure, it will find the size of the<br/>structure that the caller expects to be returned as the const22 operand of the<br/>UNIMP instruction. The called function can check the opcode to make sure it is<br/>indeed UNIMP.</li> </ol>                           |  |  |  |  |
|                      | <ol> <li>If the function is not going to return a structure, upon returning, it attempts to<br/>execute UNIMP rather than skipping over it as it should. This causes the pro-<br/>gram to terminate. The behavior adds some run-time checking to an interface<br/>that cannot be checked properly at compile time.</li> </ol> |  |  |  |  |
| Traps:               | illegal_instruction   |  |  |  |  |
| Format:              |   |  |  |  |  |
|                      | 31 30 29 25 24 22 21 0  |  |  |  |  |
|                      | 0 0 ignored 0 0 0 CONST 22  |  |  |  |  |

| CONST 22 | 000 | ignored | 0 0 |
|----------|-----|---------|-----|
|          |     |         |     |

| WRPSR                | Write Processor State Register<br>(Privileged Instruction)  |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|
| Operation:           | PSR ← r[rs1] XOR (r[rs2] or sign extnd(simm13))   |  |  |  |  |  |
| Assembler<br>Syntax: | wr <i>regrs1, reg_or_imm</i> , %psr   |  |  |  |  |  |
| Description:         | WRPSR does a bitwise logical XOR of the contents of register r[rs1] with either the con-<br>tents of r[rs2] (if bit field i=0) or the 13-bit sign-extended immediate value contained in<br>the instruction (if bit field i=1). The result is written into the writable subfields of the PSR.<br>However, if the result's CWP field would point to an unimplemented window, an<br>illegal_instruction trap is generated and the PSR remains unchanged. |  |  |  |  |  |
|                      | WRPSR is a delayed-write instruction:   |  |  |  |  |  |
|                      | <ol> <li>If any of the three instructions following a WRPSR uses any PSR field that<br/>WRPSR modified, the value of that field is unpredictable. Note that any instruc-<br/>tion which references a non-global register makes use of the CWP, so following<br/>WRPSR with three NOPs would be the safest course.</li> </ol>  |  |  |  |  |  |
|                      | <ol> <li>If a WRPSR instruction is updating the PSR's Processor Interrupt Level (PIL) to<br/>a new value and is simultaneously setting Enable Traps (ET) to one, this could<br/>result in an interrupt trap at a level equal to the old PIL value.</li> </ol>   |  |  |  |  |  |
|                      | <ol> <li>If any of the three instructions after a WRPSR instruction reads the modified<br/>PSR, the value read is unpredictable.</li> </ol>   |  |  |  |  |  |
|                      | <ol> <li>If any of the three instructions after a WRPSR is trapped, a subsequent RDPSR<br/>in the trap handler will get the register's new value.</li> </ol>  |  |  |  |  |  |
|                      | <i>Programming note:</i> Two WRPSR instructions should be used when enabling traps and changing the PIL value. The first WRPSR should specify ET=0 with the new PIL value, and the second should specify ET=1 with the new PIL value.   |  |  |  |  |  |
| Traps:               | illegal_instruction<br>privileged_instruction (if S=0)  |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>  |  |  |  |  |  |
|                      | 1 0 ignored 1 1 0 0 0 1 rs1 i=0 ignored rs2   |  |  |  |  |  |
|                      | 31 30 29 25 24 19 18 14 13 12 0   |  |  |  |  |  |
|                      | 1 0 ignored 110001 rs1 i=1 simm13   |  |  |  |  |  |
|                      |   |  |  |  |  |  |





| WRTBR                | Write Trap Base Register<br>(Privileged Instruction)   |  |  |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|--|--|
| Operation:           | TBR - r[rs1] XOR (r[rs2] or sign extnd(simm13))  |  |  |  |  |  |  |  |
| Assembler<br>Syntax: | wr <i>regrs1, reg_or_imm</i> , %tbr  |  |  |  |  |  |  |  |
| Description:         | WRTBR does a bitwise logical XOR of the contents of register r[rs1] with either the con-<br>tents of r[rs2] (if bit field i=0) or the 13-bit sign-extended immediate value contained in<br>the instruction (if bit field i=1). The result is written into the Trap Base Address field of<br>the TBR. |  |  |  |  |  |  |  |
|                      | WRTBR is a delayed-write instruction:  |  |  |  |  |  |  |  |
|                      | <ol> <li>If any of the three instructions following a WRTBR causes a trap, the TBA used<br/>may be either the old or the new value.</li> </ol>   |  |  |  |  |  |  |  |
|                      | <ol><li>If any of the three instructions after a WRTBR is trapped, a subsequent RDTBR<br/>in the trap handler will get the register's new TBA value.</li></ol>   |  |  |  |  |  |  |  |
| Traps:               | privileged_instruction (if S=0)  |  |  |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |  |  |  |  |  |  |  |
|                      | 1 0 ignored 1 1 0 0 1 1 rs1 i=0 ignored rs2  |  |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>   |  |  |  |  |  |  |  |
|                      |  |  |  |  |  |  |  |  |

rs1

i=1

| SPARC |  |
|-------|--|
|       |  |

0

ignored

simm13

| WRWIM                | Write Window Invalid Mask register<br>(Privileged Instruction)   |  |  |  |  |  |
|----------------------|--|--|--|--|--|--|
| Operation:           | WIM - r[rs1] XOR (r[rs2] or sign extnd(simm13))  |  |  |  |  |  |
| Assembler<br>Syntax: | wr regrs1, reg_or_imm, %wim  |  |  |  |  |  |
| Description:         | WRWIM does a bitwise logical XOR of the contents of register r[rs1] with either the con-<br>tents of r[rs2] (if bit field i=0) or the 13-bit, sign-extended immediate value contained in<br>the instruction (if bit field i=1). The result is written into the writable bits of the WIM<br>register. |  |  |  |  |  |
|                      | WRWIM is a delayed-write instruction:  |  |  |  |  |  |
|                      | <ol> <li>If any of the three instructions following a WRWIM is a SAVE, RESTORE, or<br/>RETT, the occurrence of window_overflow and window_underflow is<br/>unpredictable.</li> </ol>   |  |  |  |  |  |
|                      | <ol> <li>If any of the three instructions after a WRWIM instruction reads the modified<br/>WIM, the value read is unpredictable.</li> </ol>  |  |  |  |  |  |
|                      | <ol><li>If any of the three instructions after a WRWIM is trapped, a subsequent RDWIM<br/>in the trap handler will get the register's new value.</li></ol>   |  |  |  |  |  |
| Traps:               | privileged_instruction (if S=0)  |  |  |  |  |  |
| Format:              |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |  |  |  |  |  |
|                      | 1 0 ignored 1 1 0 0 1 0 rs1 i=0 ignored rs2  |  |  |  |  |  |
|                      | 31 30 29 25 24 19 18 14 13 12 0  |  |  |  |  |  |
|                      | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$  |  |  |  |  |  |
|                      |  |  |  |  |  |  |



| WRY          | Write Y register   |  |  |  |  |  |
|--------------|--|--|--|--|--|--|
| Operation:   | Y  |  |  |  |  |  |
| Assembler    | Syntax:wr regrs1, reg_or_imm, %y   |  |  |  |  |  |
| Description: | WRY does a bitwise logical XOR of the contents of register r[rs1] with either the con-<br>tents of r[rs2] (if bit field i=0) or the 13-bit, sign-extended immediate value contained in<br>the instruction (if bit field i=1). The result is written into the Y register. |  |  |  |  |  |
|              | WRY is a delayed-write instruction:  |  |  |  |  |  |
|              | <ol> <li>If any of the three instructions following a WRY is a MULScc or a RDY, the value<br/>of Y used is unpredictable.</li> </ol>   |  |  |  |  |  |
|              | <ol><li>If any of the three instructions after a WRY instruction reads the modified Y reg-<br/>ister, the value read is unpredictable.</li></ol>   |  |  |  |  |  |
|              | <ol><li>If any of the three instructions after a WRY is trapped, a subsequent RDY in the<br/>trap handler will get the register's new value.</li></ol>   |  |  |  |  |  |
| Traps:       | none   |  |  |  |  |  |
| Format:      |  |  |  |  |  |  |
|              | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       0       ignored       1       1       0       0       rs1       i=0       ignored       rs2  |  |  |  |  |  |

| 31 | 30 | 29      | 25 | 24 19  | 18  | 14 1 | 3  | 12 0   |
|----|----|---------|----|--------|-----|------|----|--------|
| 1  | 0  | ignored |    | 110000 | rs1 | i=   | =1 | simm13 |

| XNOR                 | Exclusive-Nor   |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|
| Operation:           | r[rd] - r[rs1] XOR not(r[rs2] or sign extnd(simm13))  |  |  |  |  |  |
| Assembler<br>Syntax: | xnor regrs1, reg_or_imm, regrd  |  |  |  |  |  |
| Description:         | This instruction does a bitwise logical XOR of the contents of register r[rs1] with the one's complement of either the contents of r[rs2] (if bit field i=0) or the 13-bit sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register r[rd]. |  |  |  |  |  |
| Traps:               | none  |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>  |  |  |  |  |  |
|                      | 1 0 rd 0 0 0 1 1 1 rs1 i=0 ignored rs2  |  |  |  |  |  |
|                      | 31 30 29 25 24 19 18 14 13 12 0   |  |  |  |  |  |
|                      | 1 0 rd 0 0 0 1 1 1 rs1 i=1 simm13   |  |  |  |  |  |



| XNORcc               | Exclusive-Nor and modify icc  |  |  |  |  |  |  |
|----------------------|---|--|--|--|--|--|--|
| Operation:           | $r[rd] \leftarrow r[rs1] \text{ XOR not}(r[rs2] \text{ or sign extnd(simm13)})$ $n \leftarrow r[rd]<31>$ $z \leftarrow if r[rd] = 0 \text{ then } 1, \text{ else } 0$ $v \leftarrow 0$ $c \leftarrow 0$   |  |  |  |  |  |  |
| Assembler<br>Syntax: | xnorcc regrs1, reg_or_imm, regrd  |  |  |  |  |  |  |
| Description:         | This instruction does a bitwise logical XOR of the contents of register $r[rs1]$ with the one's complement of either the contents of $r[rs2]$ (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register $r[rd]$ . XNORcc also modifies all the integer condition codes in the manner described above. |  |  |  |  |  |  |
| Traps:               | none  |  |  |  |  |  |  |
| Format:              |   |  |  |  |  |  |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>  |  |  |  |  |  |  |
|                      | 1         0         rd         0         1         1         rs1         i=0         ignored         rs2  |  |  |  |  |  |  |

| 31 | 30 | 29 |    | 25 | 24    | 19 | 18  | 14 | 13  | 12     | 0 |
|----|----|----|----|----|-------|----|-----|----|-----|--------|---|
|    | 10 |    | rd |    | 01011 | 1  | rs1 |    | i=1 | simm13 |   |



| XOR                  | Exclusive-Or   |
|----------------------|--|
| Operation:           | r[rd] - r[rs1] XOR (r[rs2] or sign extnd(simm13))  |
| Assembler<br>Syntax: | xor regrs1, reg_or_imm, regrd  |
| Description:         | This instruction does a bitwise logical XOR of the contents of register r[rs1] with either the contents of r[rs2] (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register r[rd]. |
| Traps:               | none   |
| Format:              |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 5 4 0</u>   |
|                      | 1 0 rd 0 0 0 0 1 1 rs1 i=0 ignored rs2   |
|                      |  |
|                      | <u>31 30 29 25 24 19 18 14 13 12 0</u>   |
|                      | 1 0 rd 0 0 0 0 1 1 rs1 i=1 simm13  |



| XORcc                | Exclusive-Or and modify icc   |
|----------------------|---|
| Operation:           | $r[rd] \leftarrow r[rs1] XOR (r[rs2] or sign extnd(simm13))$<br>$n \leftarrow r[rd]<31>$<br>$z \leftarrow if r[rd] = 0$ then 1, else 0<br>$v \leftarrow 0$<br>$c \leftarrow 0$  |
| Assembler<br>Syntax: | xorcc regrs1, reg_or_imm, regrd   |
| Description:         | This instruction does a bitwise logical XOR of the contents of register r[rs1] with either the contents of r[rs2] (if bit field i=0) or the 13-bit, sign-extended immediate value contained in the instruction (if bit field i=1). The result is stored in register r[rd]. XORcc also modifies all the integer condition codes in the manner described above. |
| Traps:               | none  |
| Format:              |   |
|                      | 31       30       29       25       24       19       18       14       13       12       5       4       0         1       0       rd       0       10       0       1       rs1       i=0       ignored       rs2         21       20       25       24       10       18       14       13       12       0  |

| <u>31 30 2</u> | 29 25 | 24 19  | 18 14 | 13  | 12 0   |
|----------------|-------|--------|-------|-----|--------|
| 1 0            | rd    | 010011 | rs1   | i=1 | simm13 |





# **Atmel Headquarters**

# **Corporate Headquarters**

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

## Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

# Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

# Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

# **Atmel Operations**

### Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

# Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

## ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

# RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

# Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

# e-mail

literature@atmel.com

Web Site http://www.atmel.com

#### © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL<sup>®</sup> is a registered trademark of Atmel.

Other terms and product names may be the trademarks of others.

Printed on recycled paper.