

**AEROFLEX**  
GAISLER

**imec**

**ThalesAlenia**  
A Thales / Finmeccanica Company  
**Space**

# ASICs for Space Fabricated with Radiation Hardened by Design Library

P. Somerlinck / S. Habinc / S. Redant / R.Hensens

Template reference : 100181670S-EN

Thales Alenia Space ETCA

Ref : LEONDARE-ETCA-EDR-0132  
Date : 15 February 2011

**COMMERCIAL IN CONFIDENCE**

**THALES**

All rights reserved 2011 © Thales Alenia Space

- Project Overview
- LEON3-FT IP
- ASIC Development
- *Coffee break*
- ASIC Production
- Evaluation tests results
- FM Procurement flow
- Leondare performance
- Lesson Learnt
- Questions

# Project overview

- **Study objectives**


- Develop, manufacture and produce a digital ASIC in a fabless approach, using a commercially available technology (UMC 0.18 µm CMOS) & the DARE180 library
- Evaluate the technology according to a dedicated production and evaluation flow complying with the ESCC standards
- DARE180 library improvements

- **The 2 main outputs of the project**

- An evaluation plan summarizing the results of all the tests
- An ASIC procurement & Qualification flow defining the tests to perform for guaranteeing highest space quality and reliability requirements for future DARE180 chips.


- **DARE = Design Against Radiation Effects**
- Developed by IMEC under ESA contracts
- Technology
  - UMC L180 CMOS Logic 1P6M (1.8V/3.3V)
- Hardened using layout techniques
  - Enclosed transistors & guard bands
- 86 Core Cells
  - 50 combinatorial cells
  - 2 x 18 flip-flop & latch cells included (18 HIT cell-based SEU hard)
- 23 In-line IO Pad Cells (+ P/G + Corners + Fillers)
  - 3.3V & 2.5V I/O's
  - Includes LVDS (driver, receiver & bias)
  - Several pull-up/down options
  - >4KV HBM ESD performance
  - 5V tolerance & cold spare possibility proven
- Single Port SRAM Compiler (standard 6 transistor RAM cell)
- PLL
- Maximum gate density: 25Kgates/mm<sup>2</sup>

- Design selected is the Aeroflex-Gaisler LEON3-FT IP + IP Peripherals
  - Appropriate complexity for evaluating a technology (SRAM, PLL, LVDS,...)
  - More flexibility for the testability
  - High-performance processor for the space domain



=> LEON-DARE Architecture

- **Thales Alenia Space ETCA (B) - Prime**
  - Project management
  - Validation and evaluation testing
- **Aeroflex Gaisler (SE)**
  - LEON3-FT processor design and synthesis
- **IMEC (B)**
  - Layout generation and DARE library
  - Interface with ASIC wafer fab via MPW EUROPRACTICE run
- **Subcontractors**
  - Assembly : HCM (Fr)
  - Test house: SERMA (Fr) technologies
  - Package: Kyocera (J)
  - Radiation Facilities: UCL (B)
- **8 Work Packages (WP)**




- **Under IMEC responsibilities**
- **Multi-Project-Wafer (MPW) runs**
  - Reservation of 1,2 or 4 silicon blocks of  $5 \times 5 \text{ mm}^2$
  - Wafer thickness option : 11 or 29 mils
  - $\pm 5$  runs / year
  - $\pm 40$  dice / wafer
  - Reduce cost :  $\pm 16k\text{\euro}$  / block
- **Full wafer run possibility**
- **NDA to sign for accessing technology information**

# LEON3-FT IP

- GRLIB is a complete design environment:**

- Processors
- Peripherals
- Serial interfaces
- Parallel interfaces
- Memory controllers
- AMBA on-chip bus with Plug & Play support
- Fault tolerant and standard versions

- Support for tools & prototyping boards**
- Portability between technologies**




- **IEEE-1754 SPARC V8 compliant 32-bit processor:**
  - 7-stage pipeline, multi-processor support
  - Separate multi-set caches with LRU/LRR/RND
  - On-chip debug support unit with trace buffer
  - Highly configurable:
    - Cache size 1-256 kByte, 1-4 ways, LRU/LRR/RND
    - Hardware Multiply/Divide/MAC options
  - SPARC Reference Memory Management Unit (SRMMU)
  - Floating Point Unit (high-performance or small-size)
  - Pipeline optimization for specific target technologies
  - Fault tolerance optimization for specific target technologies
- **Certified SPARC V8 by SPARC International**
- **Suitable for space and military applications**
- **Baseline processor for space projects in US, Europe, Asia**




- **ECSS compliant SpaceWire interface:**

- The GRSPW core implements an AMBA interface with DMA and RMAP in hardware.
- The core is optimized for system-on-chip integration, fault tolerance and portability.




- **CAN 2.0 interface:**
  - The GRCAN core implements an AMBA interface with DMA
  - Software compatible with the CAN core in the AT9713E (SpW-RTC) device
  - The core is optimized for system-on-chip integration and portability




- **GR704 configuration**

- LEON3 SPARC V8 32-bit Integer Unit
  - 4x4 kByte instruction cache, 4x4 kByte data cache
  - Hardware multiplier and divider
  - Power down mode
- GRFPU-FT IEEE-754 Floating Point Unit
- SPARC Reference Memory Management Unit
- Debug Support Unit with UART Debug Links
- Memory controller with EDAC: PROM/SRAM/SDRAM/I/O
- Timer unit with 3x 32-bit timers and watchdog
- Interrupt controller for 15 interrupts in two priority levels
- Two UARTs with FIFO and separate baud rate generators
- 16-bit general purpose input output port
- 2 x SpaceWire links with RMAP support
- 1 x CAN interface with DMA support
- PLL: 1x, 2x, 4x, separate clocks for processor and SpaceWire links

- **GR704 performance expectations (data sheet values):**
  - 100 MHz system frequency
  - 200 MBPS SpaceWire links, full duplex
  - 1 MBPS CAN link
  
  - > 100 DMIPS (compiler dependent)
  - 100 MFLOPS (assembler)



- **RASTA compatible GR704 CPCI board:**
  - Goal to be compatible with RASTA
  - Communication via SpaceWire on front-panel
  - Full RTEMS support:
    - Drivers, BSP
    - RMAP initiator stack
- **Features**
  - 2 x SpaceWire on MDM-9
  - Redundant CAN on MDM-9
  - Debug UART via USB
  - Ethernet MAC as memory mapped I/O
  - SRAM, Flash PROM, SDRAM via SO-DIMM
  - Memory expansion connectors
  - Power via CPCI connector
- **Development stopped**



## **ASIC Development (ESCC-Q-60-02)**



- Initial design didn't fit the initial 5x5mm<sup>2</sup> silicon square  
=> Design update with bigger die size (10x5 mm<sup>2</sup>)

	Initial	Final
<b>Die</b>	5x5 mm <sup>2</sup>	10x5mm <sup>2</sup>
<b>Core</b>	LEON3-FT	LEON3-FT
<b>IU</b>	1	1
<b>Caches</b>	4+4	16+16
<b>MMU</b>	-	1
<b>SpaceWire</b>	1	2
<b>CAN</b>	-	GRCAN-FT
<b>FPU</b>	GRFPU-FT Lite	GRFPU-FT
<b>Package</b>	CQFP172	CQFP256



- No standard package for the die shape and IO count:


- Manufacturer: Kyocera (J)
- Development of a full-custom CQFP-256 package with tie-bar
- Rectangular cavity
- Gold thickness : 100 µinch
- Antibleeding process



- Internal temperature diode for junction temperature monitoring
- Ring Oscillator for timing drift analysis
- PLL Bypass
- Scan insertion & ATPG
- No memory BIST but specific test software
- Dedicated test software
  - IU test, Paranoia, dhystone, SpaceWire test, test float,...

- **Netlist + constraints file from Gaisler**
  - Insertion of scan
  - Place & Route
  - ATPG
  - Sign-off checks
  - Tapeout
  - Manufacturing in MPW
- **Possible issue with larger RAMS was known, but not understood yet.**





Tool: Synopsys Astro, version Z-2007.03-SP5

Note: Migrated to Cadence Encounter since

≠ automatic


■ Region for SpaceWire 1

■ Region for SpaceWire 2

■ Ring Oscillator

Other cells = automatic placement

- Power Ring M6
- RAM Power Rings M4/5
- RAMS
- I/O
- Thermal diode
- PLL




264 IO's

- **Timing constraints**
  - Adaptations to tool flow
  - Missing constraints added (normal)
  - Constraints for
    - Functional Mode
    - Test Mode
- **Optimization for setup (no hold)**
  - 174548 instances
  - 24 macros (rams)
  - 264 IO's


- **4 clocks to be handled in backend**
  - 125Mhz/200Mhz/2x150MHz
- **2 SpaceWire receiver clocks = XOR of 2 inputs**
  - Length from pads to gate equal
  - Each input = defined as clock
  - XOR gate inputs = synchronization points
- **1 post-CTS timing optimization was necessary to meet timing**
  - Core utilization : 81%


- After routing 2 timing optimization iterations were necessary to meet post –layout timing
  - Setup & finally hold
- 2 pairs of shorted nets needed minor manual fixing (no impact on timing)
- Layout finishing
  - Adding IO filler cells
  - Adding core filler cells
  - GDSII generation
  - Replace placeholder with Thermal Diode (was under design)



## Bipolar PNP device

- **Extraction**
  - Synopsys STAR\_RCXT 2007.06-SP1
- **Timing analysis**
  - Synopsys PrimeTime 2007.12-SP1
- **Formal Verification**
  - Pre- vs post-layout netlist (Cadence Conformal 7.1-isr)
- **Layout verification checks**
  - DRC
  - LVS (adapted from UMC deck)
  - ANT
  - ERC
  - SUB






Step, Metal, Via Display							
	Hide	Steps ON	Steps OFF	Metals ON	Metals OFF	Vias ON	Vias OFF
<input type="checkbox"/> Display By Min/Max Voltages In Window							
Step Levels	UB (mV)	LB (mV)		Metal Layer	Via Layer		
Step1	0	-9.27		Metal1	Via1		
Step2	-9.27	-18.54		Metal2	Via2		
Step3	-18.54	-27.81		Metal3	Via3		
Step4	-27.81	-37.08		Metal4	Via4		
Step5	-37.08	-46.35		Metal5	Via5		
Step6	-46.35	-55.62		Metal6	Via6		
Step7	-55.62	-64.89		Metal7	Via7		
Step8	-64.89	-74.16		Metal8	Via8		
Step9	-74.16	-83.43		Metal9	Via9		
Step10	-83.43	-92.7		Metal10	Via10		
Step11	-92.7	-101.97		Metal11	Via11		
Step12	-101.97	-111.239		Metal12	Via12		


## WC Mil conditions

Note: Some fixes were necessary on the power figures & rail allocations of some DARE cells.



WCMil conditions  
M4 = worst case

WC EM point M4  
(ok!)




- **Synopsys Tetramax v2007.03-SP1**
- **Run on post-layout netlist**
  - Read netlist
  - Set RAMs & PLL as black boxes
  - Set test constraints
  - Define clocks
  - Define asynch reset
  - Define chains
  - Define scan enable
  - Check, generate & write reports & wgl/verilog
  - Simulate




# ASIC Production


- Ordering of 4 wafers - 11 mils thickness option – 2 diffusion lots, 160 dice initial objective
- Received
  - 4 wafers – pre-sawn dice on blue foil support
  - 560 dice (only customer of the MPW run)
  - 1 diffusion lot
  - 11 mil thickness
  - Process Control Monitor
  - Certificate of Conformance
- Not delivered, inherent to MPW run
  - Outgoing Quality Assurance Report
  - Detailed process information (other than PCM)




- **By HCM (Fr)**
- **Inputs**
  - 4 pre-sawn wafers on blue foil
  - 149 CQFP256 packages and lids
- **Requirements**
  - Full visual inspection of the 4 wafers and dices
  - 149 dice randomly selected through the 4 wafers
  - Gold on Alu ball wire bonding
  - 25 µm diameter gold wires because of die pad size
  - Screening tests
    - Thermo-mechanical tests (stab bake, cycling, PIND, seal)
    - Visual inspection
- **Outputs**
  - 139 accepted units out of 149
  - Assembly yield = 93.3%



- Internal visual inspection
  - Necessity of traceability organization to make a link between die wafer position and assembled unit (evaluation context)



- Internal visual inspection (continued)
  - No die position effect observed
  - Failing parts are mainly embedded or surface particles (cleanliness) or metallization bridging



- Package leadframe fragility : to handle with caution and dedicated tooling



- **PIND test**

- Excessive high-level vibrations due to the package shape
  - Necessity to use a dedicated clamp for preventing it
- All units passed the test


- **Seal test**

- Required tool compatible with package size
- All units passed the test


- Performed on 3 parts
  - Results :
    - No assembly defect was revealed
    - Internal connection were good
    - Wire pull & die shear test were correct
- => Good process control



- Internal analysis and cross-section : process geometries seem correct (visual, qualitative assessment)




- Performed at 3 temperature (-55°C / +25°C / +125 °C)
- IO continuity tests.
- Supply currents measurement (Iccsb, Iccop)
- Static and dynamic parameters measurement (Vol/Voh/Vil/Vih,tplh,tphl)
- LVDS parameters measurements
- Scan (ATPG) and functional tests
- Equipment: Schlumberger ITS9000EXA at SERMA Fontenay-aux-Roses



- **Large RAMs for caches on LEONDARE did not work correctly. Smaller ones did.**
  - Risk identified during feasibility study and confirmed during electrical test phase
  - Simulations of full RAMs showed problem. Solution identified.
  - Problem will be corrected in upcoming compiler version.
  - Workaround by not enabling the caches by software
    - Reduced processor performance but no impact on the technology evaluation
- **High current flow at power up when Vcc IO applied before Vcc Core**
  - Reversing the power sequence reduce drastically the in-rush current
  - Problem due to internal diode protection structure that will be updated for future design
- **Power consumption estimate complied with measurements after LVDS buffer consumption was taken into account**

- **Inputs**
    - 139 assembled units
  - **Outputs**
    - 121 accepted units
- ⇒ **Test yield : 87%**
- **Failures detail**
    - 14 fails at ambient t°
    - 3 fails at 125°C
    - 1 fails at -55°C



**Critical test failures at ambient temperature**

Parameter	5	18	24	33	44	56	59	72	84	102	120	127	137	140
Open/Shorts														
Functional														
Iccsba														
Iccopa														
Vil														
lil														
Vol														
Voh														
Vth, Schmitt trigger														
Vin, SPW														
Dynamic, gates														
Dynamic, registers														
Dynamic, SPW														

**Critical test failures at high temperature (+125°C) : 3**

Parameter	19	21	54											
Open/Shorts														
Functional														
Iccsba														
Iccopa														
Vil														
lil														
Vol														
Voh														
Vth, Schmitt trigger														
Vin, SPW														
Dynamic, gates														
Dynamic, registers														
Dynamic, SPW														

**Critical test failures at low temperature (-55°C) : 1**

Parameter	107													
Open/Shorts														
Functional														



- Focus on current consumption parameters

Symbol	description	Maximum value
Iccsba	Stand-by current of the core	3.7 mA
Iccsbb	Stand-by current of the IO	68 mA*
Iccopa	Dynamic consumption of the core at 50 MHz	400 mA
iil / iih	Input leakage current	338 nA



\*Dominated by static consumption of LVDS buffer

# Evaluation Test Results (ESCC2269000)

- Functional tests performed in application-representative conditions on Aeroflex GAISLER GR-PCI-XC2V LEON PCI development board



- Schlumberger ITS9000EXA tester for post test measurements and drift calculation
- Dedicated test boards




- **Power and temperature step stress test merged in one single test**
- **Performed on 5 DUT's**
  - One 168h run at 150°C: 0 defects – no significant drift
  - One 168h run at 175°C: 0 defects – no significant drift
- **Thermal resistance assessment**

<u>Symbol</u>	<u>Description</u>	<u>Value</u>
Rja	thermal resistance between the semiconductor and the ambient environment	18,73 °C/W
Rjc	thermal resistance between the semiconductor and the top case (cover side)	6,07 °C/W
Rjs	thermal resistance between the semiconductor and the bottom case (substrate side)	2,074 °C/W

- For space use, main parameter is junction to substrate value (drain dissipation to PBA) : 2°C/W

- Icc stand-by of the core :


- Stable until 100 krad(Si)
- Increase until 500 krad (Si)
- To decrease until 1 Mrad (Si)
- Fully recovery & functional after accelerated ageing at 100 °C



Thales Alenia Space ETCA

Ref : LEONDARE-ETCA-EDR-0132  
Date : 15 February 2011

**COMMERCIAL IN CONFIDENCE**



- Icc stand-by of the IO :


- Dominated by the LVDS buffers consumptions
- No significant evolution during the irradiation

**THALES**

All rights reserved 2011 © Thales Alenia Space

- **Timing drift :**

- Measure of an embedded ring oscillator
- No significant variations during and after irradiation



- Cyclotron of Louvain-la-Neuve (B)

- Static & dynamic tests

- ETCA software for static test

- Load / unload scan chain
- Compare the results
- Report differences


Ion type	M/Q	Energy (MeV)	LET (MeV/mg/cm <sup>2</sup> )	Range (μm)
<sup>15</sup> N <sup>3+</sup>	5	62	3.3	64
<sup>20</sup> Ne <sup>4+</sup>	5	78	6.2	45
<sup>40</sup> Ar <sup>8+</sup>	5	150	15.9	42
<sup>84</sup> Kr <sup>17+</sup>	4.94	316	40.1	43
<sup>132</sup> Xe <sup>26+</sup>	5.07	459	67.7	43



- Aeroflex Gaisler SEU32 test software for monitoring the events in dynamic mode

- IU Test
- FPU test (PARANOIA)
- GTB test : typical space application
- SpaceWire test



- **No events detected up to 46 Mev/mg/cm<sup>2</sup>**
  - HIT cells cross-section =  $1.46^{E9}$  cm<sup>2</sup>/bit
- **Above 46 Mev/mg/cm<sup>2</sup>**
  - No latchup effect seen, up to 135.4 Mev/mg/cm<sup>2</sup> for a fluence =  $1.10^{E07}$  ions/cm<sup>2</sup> at 125°C
  - SET effects observed and dominating



- Tested at different frequencies

<u>External clock</u>	<u>PLL multiplication</u>	<u>System clock</u>	<u>SpaceWire clock</u>	<u>UART Baud Rates</u>
50 Mhz	Bypassed	50 Mhz	50 Mhz	38400 bauds
75 Mhz	Bypassed	75 Mhz	75 Mhz	57600 bauds
12,5 Mhz	Bypassed	12,5 Mhz	12,5 Mhz	9600 bauds
12.5 Mhz	X4	50 Mhz	50 Mhz	38400 bauds
3.125 Mhz	X4	12,5 Mhz	12,5 Mhz	9600 bauds

- **PLL Enabled**
  - Higher sensitivity to SEE



- **PLL Disabled**
  - Better behavior against SEE
  - SET dependence demonstrated

- Upset rate calculation example

- Geostationary orbit (CRÈME model, m=3)

Test	Conditions	Upset rate	
		Upsets/day	Upsets/year
Static	SEL cross section	1.28E-9	1.26E-06
Static	SEU cross section	7.31E-12	2.67E-09
Dynamic	PLL enabled	5.43E-04	1.98E-01
Dynamic	PLL disabled-12.5 Mhz worst case	2.97E-07	1.07E-04
Dynamic	PLL disabled-50 Mhz worst case	4.39E-06	1.60E-03

- 3 orders of magnitude between PLL enabled & disabled
- 1 order of magnitude between relative low frequency & high frequency

- **Solderability & permanent marking**
  - OK
- **Mechanical shock**
  - 1500g during 0.5 ms of 3 directions (x,y,z)
  - OK – No drifts observed
- **Vibrations**
  - Frequencies from 20 Hz to 2000 Hz with 20g acceleration
  - OK – No drifts observed
- **Temperature cycling**
  - 100 cycles : -65°C/+150°C – 15 min dwell time
  - OK – No drifts observed
- **Temperature shocks**
  - 100 cycles : -65°C/+150°C – 15s transition
  - OK – No drifts observed

- Performed on 3 DUT's
- DARE IO ESD protection embedded
- Human Body Model passed at 1 KV 2KV & 4 KV
- Post electrical tests performed after 1 KV 2KV & 4 KV stress
- Failing at 4kV (one I/O, iii)



HSN82\_hbm\_4kv, Failure criterion is +/-20%

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
18	17	15	19	20	21	22	23	24	25	26	27	28	29	30		
21	32	33	34	35	36	37	38	39	40	41	42	43	44	45		
46	47	48	49	50	51	52	53	54	55	56	57	58	59	60		
61	62	63	64	65	66	67	68	69	70	71	72	73	74	75		
78	77	78	79	80	81	82	83	84	85	86	87	88	89	90		
91	92	93	94	95	96	97	98	99	100	101	102	103	104	105		
106	107	108	109	110	111	112	113	114	115	116	117	118	119	120		
121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	
136	137	138	139	140	141	142	143	144	145	146	147	148	149	150		
151	152	153	154	155	156	157	158	159	160	161	162	163	164	165		
166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	
181	182	183	184	185	186	187	188	189	190	191	192	193	194	195		
196	197	198	199	200	201	202	203	204	205	206	207	208	209	210		
211	212	213	214	215	216	217	218	219	220	221	222	223	224	225		
226	227	228	229	230	231	232	233	234	235	236	237	238	239	240		
241	242	243	244	245	246	247	248	249	250	251	252	253	254	255		
256																

Dev SN82: HBM Test Result at 4kV

⇒ ESD Class 3A (>4kV) device !

- **Maximum absolute voltage conditions**
  - V<sub>CC</sub> core : -0.5V < V<sub>CC</sub> core < 2.6V
  - V<sub>CC</sub> IO : -0.5V < V<sub>CC</sub> IO < 5.2V
- **All IO tested**
  - No damage observed at maximum rating
  - Exponential current variation for core, linear for IO




- **Performed on 30 DUT's**

- divided in 3 subgroups
- Intermediate full electrical test with drift computation
- Temperature of junction fixed at 150 °C according to step stress test results

Subgroup T1 1800 hrs -150°C	Subgroup T2 240 hrs -150°C	Subgroup T3 120 hrs – 150°C
120 hrs	120 hrs	120 hrs
240 hrs	240 hrs	-
500 hrs	-	-
1000 hrs		
1800 hrs		

- **Early-life (infant mortality) failure study and long-term failures**

- **120 hrs or 240 hrs for Burn-in time?**
    - Both show parameter variation in the same range
    - All components were functional after BI
    - After 120 hrs, 3 units shown excessive  $\sigma$  on iozh/iil/iih in comparison with the population average.
- => 120 Hrs at 150°C is the recommended operating burn-in conditions



- After 1800 hrs:
  - No functional fails
  - Maximum drift limits arbitrarily fixed
    - Minor update after statistical analysis

Parameters	Old Drift value	New Drift value	Unit
Iccsba	± 100,0E-6	± 250E-6	A
Iccsbb	± 3,0E-3	± -	A
Iccopa	± 200,0E-6	± 250E-6	A
Iccopb	± 2,0E-3	± 3,0E-3	A
iil	± 100,0E-9	± 300,0E-9	A
iil-PD	± 100,0E-9	± 1,0E-6	A
iil-PU	± 100,0E-9	± 1,0E-6	A
iih	± 100,0E-9	± 300,0E-9	A
iih-PU	± 100,0E-9	± 1,0E-6	A
iih-PD	± 100,0E-9	± 1,0E-6	A
lozl	± 100,0E-9	± 500,0E-9	A
lozh	± 100,0E-9	± 500,0E-9	A

- **Conditions**


- Vcc max operating conditions
  - IO 3.63V
  - Core 1.98V
- Time-to-Failure prediction at 100°C
- 60% confidence interval

**MTTF > 15.3 years**

- Could be more representative by testing more components and during a longer time

# FM Procurement Flow

- Follow the ECSS 9000 standard with few deviances



- **Assembly flow includes some task of the Chart F2 process**
  - Internal visual inspection,
  - Bond strength
  - Die shear
  - Dimension check
  - Weight
- **Those tasks are not redone for Chart F2 – Special in-process controls**
- **Chart F3**
  - Considering the absence of wafer probe, the initial measurements (first electrical test) are also done at min/max temperatures.
- **Chart F4**
  - Power life-test at 150°C 2000 hrs on 15 units

# LEON-DARE Perfomance

- **GR704 performance measurements:**
  - 112 MHz > 100 MHz system frequency
  - 236 MHz > 200 MBPS SpaceWire links, full duplex
  - 1 MBPS CAN link
  
  - 20 MIPS << 100 MIPS
  - The reason for the poor processor performance is the fact that the caches cannot be used due to memory cell failure.
  - The processor performance is in line with processors without caches, which are bound by the bandwidth to the external memory.
  - Comparable to an FPGA solution at 25 MHz system frequency.
  - Possible use in applications that do not permit cache usage, e.g. launchers.

# Lessons learnt

- **Main improvements identified**

- Updating the SRAM compiler for correcting the large memory generation
- Adapting the PLL hardening against SEE
- Improving the diode protection structures for avoiding power sequence
- Adding a simple power consumption estimator for early in the ASIC design assesses the consumption of the chip.
- Adding a LVDS buffer disabled pin to allow less static current consumption when not used.
- For decreasing the SET sensitivity, designing a clock/reset tree with higher current buffers (layout recommendation) or modifying the HIT cell structure for adding SET filtering techniques.
- Adding dual port ram generation in the SRAM compiler.

...

- **Strong management**
  - Different companies involved in the production flow required good coordination and follow-up
- **MPW run limitation**
  - No guarantees of the compliance to customer's specific requests
  - Intend MPW ordering for prototyping, full-mask ordering for flight model and lot evaluation
- **Development of procurement of an appropriate protective antistatic packing**
- **Verifying the possibility to perform a burn-in and life test at temperature above 125°C in the used test house**
- **Increasing the life-test duration for assessing the behavior in longer space missions**

- **The project proved**

- Excellent skills of the DARE180 library associated with the UMC 0.18µm library for space environments
  - Excellent production yield
  - Adequate radiation hardening
  - Latch-up free
  - No significant drifts after irradiation or life-test
  - Good timing performance
- Possibility to take advantage of commercial technologies for the design of rad-hard ASICs.
- Feasibility to produce high quality, space level ASICs using small assembly and test houses (fabless approach).

# Questions ?

## Thales Alenia Space in Belgium



Charleroi

Tel. : + 32 (0)71 44 22 11

Fax : + 32 (0)71 44 22 00

[etca.info@thalesaleniaspace.com](mailto:etca.info@thalesaleniaspace.com)

**[www.thalesaleniaspace.com](http://www.thalesaleniaspace.com)**