

## **Spacecraft-Controller-on-a-Chip adapted Packet Telemetry Encoder VHDL Model (SCoC\_PTME)**

---

Data Sheet

PTME-002-01  
Version 0.7  
April 2004

**EUROPEAN SPACE AGENCY CONTRACT REPORT**

The work described in this report was done under ESA contract, No. 15102/01/NL/FM(SC) CCN-3.  
Responsibility for the contents resides in the author or organisation that prepared it.

## 1 INTRODUCTION

### 1.1 Scope

This document describes the *SCoC Packet Telemetry and Channel Encoder* (SCoC\_PTME) VHDL model used in the *Spacecraft-Controller-on-a-Chip* (SCoC) design in the *ESA Building Blocks for System-on-a-Chip* activity. The SCoC\_PTME is based on the *Packet Telemetry Encoder* (PTME) VHDL model which is described in AD1. The two documents should be read in conjunction, although not strictly required.

The objective is to describe the SCoC\_PTME VHDL model at a level of detail allowing integration of it in an overall system. It is not the objective to describe the VHDL model to a level of detail allowing modifications or usage of individual modules in the model hierarchy.

### 1.2 Introduction

The purpose of the SCoC\_PTME VHDL model is to provide the user with a single unit implementing the *Consultative Committee for Space Data Systems* (CCSDS) recommendations for telemetry and channel coding, which has interfaces compliant to the *Advanced Microcontroller Bus Architecture* (AMBA) specification, AD2.

### 1.3 Applicable documents

- AD1 Packet Telemetry Encoder (PTME) VHDL Model Data Sheet, PTME-001-01, Version 0.7 rev 1, April 2004, Gaisler Research
- AD2 AMBA<sup>TM</sup> Specification, Rev 2.0, ARM IHI 0011A, 13 May 1999, Issue A, first release, ARM Limited

### 1.4 Applicable VHDL source code

- AD3 Packet Telemetry Encoder (PTME) synthesizable VHDL model, version 0.8c, February 2004, *ptme\_lib.vhd*
- AD4 AMBA synthesizable VHDL package, version 0.5, February 2002, *amba.vhd*
- AD5 SCoC Packet Telemetry Encoder (SCoC\_PTME) synthesizable VHDL model, version 0.5, February 2004, *scoc\_c.vhd* and *scoc.vhd*

### 1.5 Reference documents

- RD1 Packet Telemetry, CCSDS 102.0-B-5, Issue 5, November 2000
- RD2 Telemetry Channel Coding. CCSDS 101.0-B-5, Issue 5, June 2001
- RD3 ESA VHDL Modelling Guidelines, ASIC/001, Issue 1, September 1994
- RD4 IEEE Standard VHDL Language Reference Manual, IEEE Std 1076-1993
- RD5 IEEE Standard Multivalued Logic System for VHDL Model Interoperability (Std\_Logic\_1164), IEEE Std 1164-1993
- RD6 IEEE Standards Interpretations: IEEE Standard VHDL Language Reference Manual, IEEE Std 1076/INT-1991

## 1.6 Acronyms and abbreviations

AHB	Advanced High-performance Bus (AMBA interface)
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus (AMBA interface)
ASM	Attached Synchronisation Marker
BAT	Bandwidth Allocation Table
CCSDS	Consultative Committee for Space Data Systems
CD	Clock Divider
CE	Convolutional Encoder
CI	Configuration Interface
CLCW	Command Link Control Word
CRC	Cyclic Redundancy Code
ESA	European Space Agency
FECW	Frame Error Control Word
FHP	First Header Pointer
LFSR	Linear Feedback Shift Register
NRZ	Non Return to Zero
OPCF	Operational Control Field
PA	PacketAsynchronous
PAPB	PacketAPB
PSR	Pseudo Randomiser
PSS	Procedures, Standards and Specifications
PW	PacketWire
RSE	Reed-Solomon Encoder
SCoC	System-Controller-on-a-Chip
SP	Split-Phase
TE	Turbo Encoder
TME	Telemetry Encoder
VC	Virtual Channel
VCA	Virtual Channel Assembler
VCB	Virtual Channel Buffer
VCM	Virtual Channel Multiplexer

## 2 CONVENTIONS

### 2.1 AMBA

Convention according to AMBA™ Specification, applying to the AHB and APB interfaces:

- Signal names are in upper case, except for the following:
- A lower case 'n' in the name indicates that the signal is active low.
- Constant names are in upper case.
- The *least* significant bit of an array is located to the *right*, carrying index number zero.

AMBA n-bit field		
most significant		least significant
n-1	n-2 down to 1	0

**Table 1:** *AMBA n-bit field definition*

### 2.2 CCSDS

Convention according to the CCSDS recommendations, applying to all structures:

- The *most* significant bit of an array is located to the *left*, carrying index number zero.
- An octet comprises eight bits.

General convention, applying to signals and interfaces:

- Signal names are in mixed case.
- An upper case '*N*' suffix in the name indicates that the signal is active low.

CCSDS n-bit field		
most significant		least significant
0	1 to n-2	n-1

**Table 2:** *CCSDS n-bit field definition*

### 2.3 Turbo Codes

Implementers should be aware that a wide class of turbo codes is covered by a patent by France Télécom and Télédiffusion de France under US Patent 5,446,747 and its counterparts in other countries. Potential user agencies should direct their requests for licenses to:

Mr Christian Hamon  
 CCETT GIE/CVP  
 4 rue du Clos Courtel  
 BP59  
 35512 CESSON SEVIGNE Cedex  
 France  
 Tel: +33 2 99 12 48 05  
 Fax: +33 2 99 12 40 98

### 3 OVERVIEW

The SCoC Packet Telemetry and Channel Encoder (SCoC\_PTME) VHDL model is based on the Packet Telemetry Encoder (PTME) synthesizable VHDL model. The PTME VHDL model comprises several encoders and modulators implementing Consultative Committee for Space Data Systems (CCSDS) recommendations and European Space Agency (ESA) standards for telemetry and channel coding.


The SCoC\_PTME has the following overall specification:

- Telemetry Encoder (TME) with external memory via AMBA AHB interface:
  - VC0: AMBA APB input interface
  - VC1: AMBA APB input interface
  - VC2: AMBA APB input interface
  - VC3: external PacketWire interface
  - VC4: external PacketWire interface
  - VC5: external PacketAsynchronous interface (RS232-type)
  - VC6: external PacketAsynchronous interface (RS232-type)
  - VC7: Idle Transfer Frame generation only
  
- Reed-Solomon Encoder (RSE), E=16, with on-chip check symbol memory in flip-flops
- Turbo Encoder (TE) with external memory via AMBA AHB interface
- Pseudo-Randomiser (PSR)
- Non-Return-to-Zero Mark encoder (NRZ)
- Convolutional Encoder (CE), basic code without puncturing
- Split-Phase Level modulator (SP)
  
- Clock Divider (CD) with the output data rate governed by an external bit rate clock signal or the system clock rate that is internally divided
- Configuration Interface (CI) via AMBA APB interface, including Bandwidth Allocation Table (BAT)
- Command Link Control Word (CLCW) interfaces via separate AMBA APB interfaces

The SCoC\_PTME VHDL model adapts the configuration interfaces of the PTME to the AMBA Advanced Peripheral Bus (APB) standard. The main addition is the APB based Configuration Interface (CI) through which the PTME is configured, including the Bandwidth Allocation Table (BAT). The same interface is used for configuring and reading the Command Link Control Word (CLCW). Two separate APB based Command Link Control Word (CLCW) interfaces provide external telecommand decoders with interfaces to transfer part of the CLCW to the telemetry encoder.

The SCoC\_PTME features seven normal Virtual Channels, and an eighth Virtual Channel exclusively used for Idle Transfer Frame transmission. All Virtual Channels share an AMBA Advanced High-performance Bus (AHB) master interface to access an external buffer memory. This interface is also shared with the Turbo Encoder (TE). The external buffer memory is assumed to be 4 Mbit in size. *It is currently not possible to handle other memory sizes dynamically.*

The block diagram in figure 1 shows the SCoC\_PTME architecture with the PTME included. It should be noted that there are five separate AMBA APB slave interfaces and one AMBA AHB master interface. The APB slave interfaces can be located on the same APB bus, provided that the device select signals are generated separately.



**Figure 1:** SCoC\_PTME block diagram

The internal architecture of the PTME VHDL model is not discussed in detail in this document, although an overview is provided hereafter. The core of the PTME is the Telemetry Encoder (TME) that receives data and forms Telemetry Transfer Frames. It also drives all subsequent encoders and modulators. The TME is based on seven Virtual Channel Assemblers (VCA), one Virtual Channel Multiplexer (VCM), one Virtual Channel Buffer (VCB) and on a couple of PacketWire (PW) and PacketAsynchronous (PA) interfaces, and three PacketAPB (PAPB) interfaces. The communication between these units in the TME are based on proprietary interfaces. All VCAs share an external buffer memory via the VCB that acts as an AMBA AHB master. The Turbo Encoder (TE) also communicates with the external memory via the VCB.

The output from the TME can be connected to any of the encoders or modulators shown in figure 1. One should note that some combinations are neither possible nor allowed: either the Turbo Encoder (TE) or the Reed-Solomon Encoder (RSE) can be engaged, the TE cannot be connected to the Convolutional Encoder (CE), the TE should not be connected to the Non-Return-to-Zero (NRZ) encoder. The Clock Divider (CD) generates enable signals for the different encoders, based on either an external bit rate clock (from a transponder) or a locally divided frequency derived from the system clock.

## 4 PARAMETER SETTINGS

The VHDL parameter settings used for the SCoC\_PTME are listed in table 3 and table 4.

Parameter	Type	Value	Result	Description
Parameters related to all Virtual Channels of the Telemetry Encoder (TME)				
gNumberOfVCs	Natural	7	VC0 - VC6	Number of VCs
gIdleFrameVC	Natural	7	VC7	Identification of VC to use for Idle Transfer Frames
gFlexVCId	Natural	0	none	no flexible VC Id allocation
Constants related to the memory size and partitioning				
gMemoryDepth	Positive	19	512 kByte	Amount of memory to be shared by all VCs
gAreaDepth	Positive	4	16 areas	Number of areas into which memory is partitioned
gGroupDepth	Positive	2	4	Maximum number of memory areas allowed for any VC
gGroupInterface	Natural	0	internal	automatic internal and fixed memory area assignment
Bandwidth Allocation Table configuration				
gBatDepth	Positive	5	32	Number of BAT entries
Configuration of PTME capabilities				
gFrameLength	Natural	0	223 based	Frame lengths 223, 486, 892, 1115
gAltASM	Natural	0	none	Alternate Attached Synchronisation Marker support
gTime	Natural	1	supported	Time Strobe support
gSecHeader	Natural	1	supported	Secondary Header support
gOPCF	Natural	1	supported	OPCF/CLCW support
gOPCFLength	Natural	0	16 bit	Dynamic part of CLCW
gOPCFInterface	Natural	1	external	synchronous-parallel (implemented in SCoC_PTME)
gFECW	Natural	1	supported	FECW/CRC support
gBatInterface	Natural	2	external	synchronous-parallel (implemented in SCoC_PTME)
gPreLength	Natural	4	5 octets	Virtual Channel Multiplexer prefetch buffer size
gReedSolomon	Natural	1	supported	classical CCSDS / ESA PSS encoding
gRSStyle	Natural	0	flip-flop	flip-flops used for check symbol memory
gUnContiguous	Natural	0	no	no unctiguous non-standard CADUs support
gTurbo	Natural	1	supported	Turbo encoder support
gTurboLatency	Natural	0	no	No Turbo latency optimisation
gTurboLengthRd	Natural	2	unused	Turbo read buffer size
gTurboLengthWr	Natural	4	unused	Turbo write buffer size
gPseudo	Natural	1	supported	Pseudo-Randomiser encoding support
gMark	Natural	1	supported	NRZ-Mark encoding support
gConvolute	Natural	1	basic	classical CCSDS / ESA PSS encoding
gSplit	Natural	1	supported	Split Phase Level encoding support

**Table 3:** *SCoC\_PTME parameter settings*

Parameter	Type	Value	Result	Description
Clock divider and clocking style configuration				
gClockDepth	Positive	8	1/1 - 1/256	Clock divider width
gCommonClock	Natural	0	separate	Separate bit and system clocks
gClockStyle	Natural	1	output	Bit clock used for output bit rate
gClkFrequency	Natural	16E6	16 MHz	PacketAsynchronous receiver rates based on 16 MHz
gSyncReset	Natural	0	async	Asynchronous reset
gOPCFBitClock	Natural	0	n/a	(CLCW interface implemented in SCoC_PTME)
Memory addressing style				
gPhysicalAddress	Natural	0	logical	Logical pointers used internally
gPhysicalDepth	Positive	32	n/a	Physical address width
gMemoryInterface	Natural	0	AHB	AMBA AHB interface
gWaitStates	Natural	0	n/a	Wait State support
gWaitStateDepth	Positive	1	n/a	Maximum number of wait states
gEdacSupport	Natural	0	n/a	None
gEdacType	Natural	0	n/a	Hamming Code / Cyclic Code
gMemoryTest	Natural	0	none	Memory test support
Design optimization and simplification				
gFPGA	Natural	1	optimised	FPGA optimization
gSlowVCAExtra	Natural	0	fast	No slow access support for VCA extra write
gSlowVCAWrite	Natural	0	fast	No slow access support for VCA nominal write
gAcknowledgeVCB	Natural	0	none	No acknowledge support in VCB
gFrameCheck	Natural	0	none	No frame status check in VCM

**Table 3:** *SCoC\_PTME parameter settings*

Parameter	Type	Virtual Channel							Description
		0	1	2	3	4	5	6	
Constants related to the individual Virtual Channels of the Telemetry Encoder (TME)									
gPacket	Natural	1	1	1	1	1	0	0	Telemetry Packet support
gIdle	Natural	0	0	1	1	1	0	0	Idle Telemetry Packet generation support
gReady	Natural	1	1	1	1	1	1	1	Ready-for-segment signalling support
gEmpty	Natural	0	0	0	0	0	0	0	Buffer empty signalling support
gAbort	Natural	0	0	0	0	0	0	0	Abort Telemetry Packet support
gLength	Natural	3	3	3	3	3	3	3	Input buffer of 4 octets for Virtual Channel Assembler
gInterface	Natural	3	3	3	0	0	1	1	0=PacketWire, 1=PacketAsynchronous, 2=PacketParallel, 3=AMBA APB (PAPB)
gPAPBDataSize	Natural	1	1	1	1	1	1	1	PacketAPB data width: 8 bits
gGroupSize	Natural	1	1	2	1	1	1	1	2 <sup>n</sup> memory areas allocated to Virtual Channel

**Table 4:** *SCoC\_PTME parameter settings (for individual Virtual Channels)*



## 5 DESCRIPTION

### 5.1 Configuration Interface (CI)

The SCoC\_PTME can be configured via the Configuration interface (CI) which is an AMBA APB slave interface. This interface also allows to read the CLCW data that is written via the CLCW interfaces described in section 5.2. The separation between the configuration interface and the CLCW interfaces has been done to allow two telecommand decoders to directly write CLCW data to the telemetry encoder without the need to share the APB bus, notwithstanding the clock and reset signals.

The AMBA APB slave interface supports 16 bit wide data input and output. The input address is interpreted as a byte address, as per AD4. Since each access is a word access, the two least significant address bits are assumed always to be zero. Only address bits 8:2 are decoded, although not always completely. Misaligned addressing is not supported. For read accesses, data output is produced combinatorially from the address. The unused data bits 31:16 are always driven to zero. The interface is designed to work in a multiplexed unidirectional bus scheme. Re-mapping between the opposing numbering conventions in the CCSDS and AMBA documentation is performed. When the CCSDS field is narrower than the AMBA data width, zeros are padded to the left as shown in the register definitions hereafter.

After a re-configurations the SCoC\_PTME needs to be reset via the Reset Register, as stated in the register definitions hereafter. The register values after a SCoC\_PTME reset are also listed in the register definitions hereafter.

Register name	Address	Read/Write	Remark	Reference
SpacecraftConfigurationRegister	---- 0000 <sub>h</sub>	r/w	Spacecraft Identification	table 6
Frame Configuration Register	---- 0004 <sub>h</sub>	r/w	Transfer Frame configuration	table 7
Encoding Configuration Register	---- 0008 <sub>h</sub>	r/w	Channel coding configuration	table 8
DataRate Configuration Register	---- 000C <sub>h</sub>	r/w	Clock divider configuration	table 13
CLCW Configuration Register	---- 0010 <sub>h</sub>	r/w	CLCW configuration	table 10
CLCW 0 Data	---- 0014 <sub>h</sub>	r	CLCW 0 data read out	table 11
CLCW 1 Data	---- 0018 <sub>h</sub>	r	CLCW 1 data read out	
Reset Register	---- 001Ch	r/w	Reset register for PTME core	table 12
Flexible VC Id - VC 0	---- 0080 <sub>h</sub>	r/w	Individual setting of Virtual Channel Identifier ( <i>unused</i> )	table 14
...				
Flexible VC Id - VC 6	---- 0098 <sub>h</sub>			
VC Configuration Register - VC 0	---- 0100 <sub>h</sub>	r/w	Individual Virtual Channel configurations	table 9
...				
VC Configuration Register - VC 6	---- 0118 <sub>h</sub>			
Bandwidth Allocation Table - 0	---- 0180 <sub>h</sub>	r/w	Telemetry channel bandwidth allocation	table 15
...				
Bandwidth Allocation Table - 31	---- 01FC <sub>h</sub>			

**Table 5:** Address mapping for Configuration Interface (CI) AMBA APB slave interface

Bit number	Mode	Default	Name	Remarks
15:10	r	all zero	unused	all zero during read
9:0	r/w	TBD	SCId	Spacecraft Identification (bits 0 to 9)

**Table 6:** *Spacecraft Configuration Register bit definition (reset PTME after write)*

Bit number	Mode	Default	Name	Remarks
15	r/w	0	BatPriority	enable priority allocation
14:12	r/w	111	IdleFlexVCId	<i>unused</i>
10	r/w	0	IdleSecHeader	Secondary Header on VC 7
10:9	r/w	11	IdleSegmentLen	Segment Length Identifier on VC 7
8:5	r/w	0000	TimeMode	Mode Virtual Channel 0 Frame Count values
				0000 0, 1, 2, 3, 4... 253, 254, 255
				0001 0, 2, 4, 6, 8... 250, 252, 254
				...
				0110 0, 64, 128, 192
				0111 0, 128
				1000 0
4	r/w	0	OPCF	enable OPCF / CLCW encoding
3	r/w	0	FECW	enable FECW / CRC encoding
2:0	r/w	00	FrameLen	Mode Transfer Frame length
				000 223 octets
				001 446 octets
				010 892 octets
				011 1115 octets

**Table 7:** *Frame Configuration Register bit definition (reset PTME after write)*

Bit number	Mode	Default	Name	Remarks
15:12	r	all zero	unused	all zero during read
11	r/w	0	AltASM	<i>unused</i>
10	r/w	0	Split	enable Split-Phase Level encoding
9:7	r/w	000	ConvoluteRate	<i>unused</i>
6	r/w	0	Convolute	enable Convolutional 1/2 unpunctured encoding
5	r/w	0	Mark	enable Non-Return-to-Zero-Mark encoding
4	r/w	0	Pseudo	enable Pseudo-Randomiser encoding
3:2	r/w	00	TurboRate	Mode Turbo encoding rate
				00 1/2
				01 1/3
				10 1/4
				11 1/6
1	r/w	0	Turbo	enable Turbo encoding
0	r/w	0	ReedSolomon	enable Reed-Solomon E=16 encoding

**Table 8:** *Encoding Configuration Register bit definition (reset PTME after write)*

Bit number	Mode	Default	Name	Remarks	
15:13	r/w	000	PollThreshold	Mode	Poll threshold
				000	Idle Telemetry Packets always inserted
				001	1
				010	4
				011	16
				100	64
				101	256
				110	1024
				111	Idle Telemetry Packets never inserted
12:11	r/w	00	BaudRate	Mode	Baud rate (PA only)
				00	9600 baud
				01	19200 baud
				10	38400 baud
				11	57600 baud
10	r/w	0	IgnorParity	Parity present, but always ignored (PA only)	
9	r/w	0	TwoStopBits	Two stop bits, else one (PA only)	
8	r/w	0	PktVersion	Version Number (bit 0) for Idle Telemetry Packets	
7:6	r/w	00	RdyThreshold	Mode	Space left in memory (guaranteed values, actual are larger due to FPGA optimization generic is enabled)
				00	256+6 octets available
				01	512+6 octets available
				10	1024+6 octets available
				11	one data field available
5	r/w	0	-	<i>unused</i>	
4	r/w	0	PktOrder	Packet Order Flag	
3	r/w	0	Asynchronous	Asynchronous Data (no FHP, Sync Flag)	
2:1	r/w	11	SegmentLen	Mode	Segment Length Identifier
				00	256-octet maximum data field
				01	512-octet maximum data field
				10	1024-octet maximum data field
				11	no segmentation
0	r/w	0	SecHeader	enable Secondary Header insertion	

**Table 9:** VC Configuration Register bit definition (reset PTME after write)

Bit number	Mode	Default	Name	Remarks
15:13	r	all zero	unused	all zero during read
12	r/w	0	CLCW Length	<i>unused</i>
11:6	r/w	all zero	TCId0	Virtual Channel Identifier (CLCW 0 bits 8:13)
5:0	r/w	all one	TCId1	Virtual Channel Identifier (CLCW 1 bits 8:13)

**Table 10:** CLCW Configuration Register bit definition (reset PTME after write)

Bit number	Mode	Default	Name	Remarks
15:0	w	all zero	CLCW data	CLCW data bits 16:31

**Table 11:** *CLCW Data Register bit definition (reset PTME after write)*

Bit number	Mode	Default	Name	Remarks
15:1	r	all zero	unused	all zero during read
0	r/w	0	Reset	resets the PTME while asserted

**Table 12:** *Reset Register bit definition*

Bit number	Mode	Default	Name	Remarks	
15:9	r	all zero	unused	all zero during read	
8	r/w	0	OutputClock	Mode	clock source for output bit rate
				0	system clock
				1	external bit rate clock
7:0	r/w	all zero	OutputBitRate	Mode	bit rate division
				00 <sub>h</sub>	1/1
				01 <sub>h</sub>	1/2
				...	
				FF <sub>h</sub>	1/256

**Table 13:** *Data Rate Configuration Register bit definition (reset PTME after write)*

Bit number	Mode	Default	Name	Remarks
15:3	r	all zero	unused	all zero during read
2:0	r/w	entry #	Virtual Channel Id	<i>unused</i>

**Table 14:** *Flexible VC Id bit definition (reset PTME after write)*

Bit number	Mode	Default	Name	Remarks
15:3	r	all zero	unused	all zero during read
2:0	r/w	entry # mod 7	Virtual Channel Id	valid values are 0, 1, 2, 3, 4, 5 and 6, other values disable slot allocation

**Table 15:** *Bandwidth Allocation Table bit definition (reset PTME after write)*

Virtual Channel	Share	Percentage	Remark
0	5 of 32	15.625%	
1	5 of 32	15.625%	
2	5 of 32	15.625%	
3	5 of 32	15.625%	
4	4 of 32	12.5%	
5	4 of 32	12.5%	
6	4 of 32	12.5%	

**Table 16:** *Default Bandwidth Allocation after SCoC\_PTME reset*

## 5.2 Command Link Control Word interfaces (CLCW0 and CLCW1)

The interface for transmitting the Command Link Control Word (CLCW) to the Telemetry Encoder (TME) is done via two specific and separate AMBA APB slave interfaces. There is one CLCW Data Registers that can be written to independently of the Telemetry Transfer Frame generation done by the TME. The CLCW that is being output by the TME is buffered in the SCoC\_PTME not to pose any requirements on the AMBA APB interfaces. The data from the two CLCW Data Registers are transmitted in every other Telemetry Transfer Frame, CLCW 0 data being transmitted for even Master Channel counts, and CLCW 1 data being transmitted for odd Master Channel counts. All sixteen bits received via the AMBA APB slave interfaces are used by the Telemetry Encoder (TME), including the RF Available Flag (CLCW bit 16) and the Bit Lock Flag (CLCW bit 17).

The Virtual Channel Identifier (CLCW bits 8 to 13) is taken from the CLCW Configuration Register described in table 10, where TCId0 is used in conjunction with the CLCW 0 Data Register, and TCId1 is used in conjunction with the CLCW 1 Data Register. The remaining bits are statically assigned as documented in AD1.

The AMBA APB slave interfaces support 16 bit wide data input and output. The input address is interpreted as a byte address, as per AD4. Since each access is a word access, the two least significant address bits are assumed always to be zero. No address bit is decoded. Misaligned addressing is not supported. For read accesses, data is always output. The unused data bits 31:16 are always driven to zero. The interfaces are designed to work in a multiplexed unidirectional bus scheme. Re-mapping between the opposing numbering conventions in the CCSDS and AMBA documentation is performed. When the CCSDS field is narrower than the AMBA data width, zeros are padded to the left as shown in the register definitions hereafter.

Register name	Address	Read/Write	Remark	Reference
CLCW 0 Data Register	---- ----h	r/w	CLCW 0 data	table 18
CLCW 1 Data Register	---- ----h	r/w	CLCW 1 data	

**Table 17:** *Address mapping for the two CLCW 0 and CLCW0 AMBA APB slave interfaces*

Bit number	Mode	Default	Name	Remarks
15:0	r/w	all zero	CLCW data	CLCW data bits 16:31

**Table 18:** *CLCW Data Register bit definition*

## 5.3 PacketWire (PW) interface

The PacketWire interface (PW) to a Virtual Channel is described in detail in AD1. The interfaces in the SCoC\_PTME do not support packet length check and packet abort. Idle Telemetry Packet insertion is supported for all Virtual Channels with PW interfaces in the SCoC\_PTME, see table 4. The PW interface supports packets or data sizes in multiple of 8 bits.

## 5.4 PacketAPB interface (PAPB)

The PacketAPB interface (PAPB) to a Virtual Channel is described in detail in AD1. It has however been partially repeated here for sake of completeness. There are three PacketAPB interfaces in the SCoC\_PTME. These AMBA APB slave interfaces can be located on the same APB bus, provided that the corresponding select signals are generated separately.

The interface supports 8 bit wide data input and output. The input address is interpreted as a byte address, as per AD4. Since each access is a word access, the two least significant address bits are assumed always to be zero. Only address bit 10 is decoded during write accesses, to allow a maximum burst of 1024 words to the PAPB Data Input Register. Misaligned addressing is not supported. The address is not decoded during read accesses, neither are the select, enable and write strobes. Only the PAPB Configuration Register can be read. The unused data bits 31:7 are always driven to zero. The interface is designed to work in a multiplexed unidirectional bus scheme. Re-mapping between the opposing numbering conventions in the CCSDS and AMBA documentation is performed. When the CCSDS field is narrower than the AMBA data width, zeros are padded to the left as shown in the register definitions hereafter.

Precaution should be taken when deciding the clocking frequency for the AMBA APB and AHB clocks. Enough time should be given to allow the *Valid* bit to be synchronised and propagated to the telemetry encoder between two writes accesses to the PAPB Configuration Register. Packet length check and support for aborting packets are not included. Idle Telemetry Packet insertion is only supported for some Virtual Channels in the SCoC\_PTME, see table 4. The interface provides a signal indicating the amount of data space that is left for the associated Virtual Channel and a signal indicating whether the interface is momentarily busy.

Register name	Address	Read/Write	Remark	Reference
Configuration Register	---- -0-- <sub>h</sub>	r/w	configuration and status	table 20
Data Input Register	---- -4-- <sub>h</sub>	w	data transfer	table 21

**Table 19:** *Address mapping for PacketAPB AMBA APB slave interface*

Bit number	Mode	Default	Name	Remarks
31:7	r	all zeros	unused	all zero during read
6	r	0	Ready	Interface ready to receive a segment
5	r	0	Busy	Interface busy
4	r	0	-	<i>unused</i>
3	r/w	0	Valid	Packet delimiter when asserted
2	r/w	0	Abort	<i>unused</i>
1:0	r/w	00	Size	<i>unused</i>

**Table 20:** *PacketAPB Configuration Register bit definition*

Bit number	Mode	Default	Name	Remarks
31:8	n/a	n/a	unused	unused, since interface limited to one octet
7:0	w	n/a	data	only transmitted octet (bits 0:7)

**Table 21:** *PacketAPB Data Input Register bit definition*

## 5.5 PacketAsynchronous (PA) interface

The PacketAsynchronous interface (PA) to a Virtual Channel is described in detail in AD1. The PA interfaces in the SCoC\_PTME do not support packet length check, packet abort, and Idle Telemetry Packet insertion. The baud rate and transmission format is configured by means of the Configuration Interface (CI) described in section 5.1 and table 9. In addition to the bit serial data input, which is sampled with the AMBA AHB clock, the interface provides a signal indicating the amount of data space that is left for the associated Virtual Channel. The PA interfaces can only be used for Asynchronous Data operation as described in RD1, since no First Header Pointer support is implemented for the corresponding Virtual Channels. Note that the corresponding Sync Flag needs to be set accordingly in table 9. The PA interface supports 8 bit data, with 1 or 2 stop bits, and a parity bit can be masked if required although parity is unused.

## 5.6 Channel Access Data Unit output interface

The telemetry and channel encoded output from the SCoC\_PTME is provided via a bit serial output together with an associated output bit clock. To support analysis of the data stream a delimiter is asserted during the transmission of the Attached Synchronisation Marker, and a second delimiter is asserted during the transmission of the Telemetry Transfer Frame.

A time strobe is generated according to RD1, being asserted simultaneously with the first bit of the Attached Synchronisation Marker. The timing of the time strobe is not valid if Turbo Encoding is applied because frame buffering takes place. The accuracy of the strobe is affected by the usage of other encoders and modulator, usually by one bit clock period per simple encoder. The time strobe is asserted for 128 bit clock periods.

The resulting data output rates depend on the clock divider settings as listed in table 13 and the channel coding settings as listed in table 8. The output symbol rate,  $f_o$ , can be obtained by dividing the AMBA *HCLK* input or the dedicated bit rate input *BitClk* ( $1/n$ ,  $n=\{1$  to 256}), actually generating clock enable pulses. Since bit rate generation is based on the output symbol rate,  $f_o$ , of the last encoder or modulator used in the encoding chain, the telemetry bit rate,  $f_{tme}$ , can vary for the same  $f_o$  frequency depending on the used encoding scheme as shown in table 22.

	TME															
	CE				RSE				TE							
	SP		SP		SP		SP		1/2		1/3		1/4		1/6	
	SP		SP		SP		SP		SP		SP		SP		SP	
TME, $f_{tme}$	$f_o$	$f_o/2$	$f_o/2$	$f_o/4$	$f_o$	$f_o/2$	$f_o/2$	$f_o/4$	$f_o/2$	$f_o/4$	$f_o/3$	$f_o/6$	$f_o/4$	$f_o/8$	$f_o/6$	$f_o/12$
RSE, $f_{rse}$	-	-	-	-	$f_o$		$f_o/2$	$f_o/4$	-	-	-	-	-	-	-	-
TE, $f_{te}$	-	-	-	-	-	-	-	-	$f_o$	$f_o/2$	$f_o$	$f_o/2$	$f_o$	$f_o/2$	$f_o$	$f_o/2$
PSR, $f_{te}$	$f_o$	$f_o/2$	$f_o/2$	$f_o/4$	$f_o$	$f_o/2$	$f_o/2$	$f_o/4$	$f_o$	$f_o/2$	$f_o$	$f_o/2$	$f_o$	$f_o/2$	$f_o$	$f_o/2$
NRZ, $f_{nrz}$	$f_o$	$f_o/2$	$f_o/2$	$f_o/4$	$f_o$	$f_o/2$	$f_o/2$	$f_o/4$	$f_o$	$f_o/2$	$f_o$	$f_o/2$	$f_o$	$f_o/2$	$f_o$	$f_o/2$
CE, $f_{ce}$	-	-	$f_o$	$f_o/2$	-	-	$f_o$	$f_o/2$	-	-	-	-	-	-	-	-
SP, $f_{sp}$	-	$f_o$	-	$f_o$	-	$f_o$	-	$f_o$	-	$f_o$	-	$f_o$	-	$f_o$	-	$f_o$

**Table 22:** Bit rates for different encoders based on the obtained output frequency

## 5.7 AMBA AHB master interface

The AMBA AHB master interface of the PTME is described in detail in AD1. It has however been to some extent repeated here for sake of completeness.

The AMBA AHB master interface has been reduced in function to support only what is required for the PTME. The following AMBA AHB features are constrained:

- does not support *HRESP* = *ERROR*, *SPLIT* or *RETRY*
- assumed that accesses will always be completed with *HRESP* = *OKAY*
- only generates *HSIZE* = *BYTE*
- only generates *HTRANS* = *NONSEQ* or *IDLE*
- only generates *HBURST* = *SINGLE*
- only generates *HPROT* = 0000<sub>b</sub>
- never asserts *HLOCK*
- can act as a default master, responding to default *HGRANT*
- only big-endianness supported.

Since only byte accesses are performed, the byte data to be written is copied to all four byte positions on *HWDATA* during write accesses. The addressed byte is extracted from *HRDATA* for read accesses.

The different Virtual Channels buffer the incoming data in the external buffer memory accessed via the AMBA AHB master interface. Each Virtual Channel is assigned a portion of the memory allocated to the SCoC\_PTME. The overall memory allocation is 512 kBytes, divided into 16 areas with 32678 bytes each. Each Virtual Channel can be assigned 1, 2, or 4 areas, as shown in table 23. The Turbo Encoder (TE) requires 4096 bytes of the external memory as shown in table 23. The allocation of areas is automatically done at compilation time and has been optimised to minimize the complexity of the design and to maximise the utilisation of the available memory.

The base address for all SCoC\_PTME AMBA AHB accesses is all zero as shown in table 23. This can be modified external to the SCoC\_PTME VHDL model if required. The relevant address signals could be replaced with other fixed value addresses signals when connecting to the AMBA AHB arbiter/decoder.

Unit	Address range	Areas	Remark
Virtual Channel 0	0007 0000 <sub>h</sub> - 0007 EFFF <sub>h</sub>	2	reduced buffer size
Virtual Channel 1	0006 0000 <sub>h</sub> - 0006 FFFF <sub>h</sub>	2	
Virtual Channel 2	0000 0000 <sub>h</sub> - 0001 FFFF <sub>h</sub>	4	increased buffer size
Virtual Channel 3	0005 0000 <sub>h</sub> - 0005 FFFF <sub>h</sub>	2	
Virtual Channel 4	0004 0000 <sub>h</sub> - 0004 FFFF <sub>h</sub>	2	
Virtual Channel 5	0003 0000 <sub>h</sub> - 0003 FFFF <sub>h</sub>	2	
Virtual Channel 6	0002 0000 <sub>h</sub> - 0002 FFFF <sub>h</sub>	2	
Turbo Encoder	0007 EFFF <sub>h</sub> - 0007 FFFF <sub>h</sub>	n/a	Turbo Encoder memory

**Table 23:** Memory mapping of the TME and TE on the AMBA AHB master interface



## 5.8 External buffer memory

The memory area allocation to individual Virtual Channel has been described in section 5.7 and listed in table 23. The number of Telemetry Transfer Frames actually stored in the external buffer memory depends on the allocated memory area and the selected frame length as listed in table 7. The resulting information for the SCoC\_PTME is listed in table 24.

Unit	Areas	Frame size				Remark
		223	446	892	1115	
		Number of frames in memory				
Virtual Channel 0	2	240	120	60	30	reduced due to turbo encoder
Virtual Channel 1	2	256	128	64	32	
Virtual Channel 2	4	512	256	128	64	increased size
Virtual Channel 3	2	256	128	64	32	
Virtual Channel 4	2	256	128	64	32	
Virtual Channel 5	2	256	128	64	32	
Virtual Channel 6	2	256	128	64	32	

**Table 24:** *Number of stored Telemetry Transfer Frames in external buffer memory*

The access bandwidth to the external buffer memory is dynamically allocated in the PTME VHDL model, giving an equal amount of guaranteed bandwidth to the different units. The internal arbiter in the PTME VHDL model scans requests from all units in parallel to decide which unit will be granted an access the next time. The arbiter follows a simple round robin scheme where each Virtual Channel Assembler (VCA) is assigned one write slot, the Virtual Channel Multiplexer (VCM) is assigned one read slot, the Turbo Encoder is assigned one read and one write slot, and finally all VCAs are assigned one common slot for extra write accesses. This extra write access slot is also arbitrated in a round robin fashion for the different VCAs, but only takes one slot in the overall arbitration. Extra write accesses are used for writing First Header Pointer data and Idle Telemetry Packet data without occupying any of the bandwidth that is guaranteed for normal data transfers from the VCAs. The Virtual Channel dedicated to Idle Transfer Frame generation does not require any memory area or access bandwidth.

Each access type, read and write, takes one *HCLK* clock period to complete, provided there are no wait states on the AMBA AHB bus. The latency and the jitter is compensated by means of input buffers on the VCAs and the VCM. The arbiter and the AHB master can under optimal conditions sustain full utilisation of the bus without idle clock periods.

In order to assess the bandwidth requirement on the AHB bus one needs to consider each unit separately. The PacketAPB (PAPB) interface provides a very direct flow control interface which can be used to reduce the requirement on latency for the interface. The PacketWire (PW) interface provides a flow control interface, but since serial in nature makes it more difficult for the source to precisely react on the response, which would lead to a stronger requirement on low latency. However, if one knows the transfer rate of the source, the bandwidth requirement can be reduced. The PacketAsynchronous (PA) interface lacks flow control, which leads to the strongest latency requirement. However, by knowing the baud rate of the PA interface, the bandwidth requirement can be reduced.

Since an unused slot is assigned to the next unit in the fixed round robin table, no bandwidth is wasted. This allows sharing of the bandwidth between different units. A unit with high input data rate can steal some of the overall bandwidth overhead that is provided by a unit with a lower input data rate. The analysis of bandwidth allocation and requirements on the external AMBA AHB bus must be done in conjunction with a known system frequency, downlink frequency and input data rates of the different input sources.

Unit	Requirement	Flow control	Interface
VCA 0 write	1 access for every 8 bits received	direct flow control	PAPB
VCA 1 write			
VCA 2 write			
VCA 3 write		serial flow control	PW
VCA 4 write			
VCA 5 write		no flow control	PA
VCA 6 write			
Extra VCA accesses	overall low requirement	n/a	n/a
VCM read	1 access for every 8 telemetry bits transmitted	n/a	n/a
Turbo read	9 accesses for every 8 telemetry bits transmitted	n/a	n/a
Turbo write	1 access for every 8 telemetry bits transmitted	n/a	n/a

**Table 25:** *External buffer memory bandwidth allocation (fixed)*

## 5.9 Clock domains

The system clock of the PTME is the AMBA AHB clock **HCLK** and is mainly used for the parts of the model involved with memory accesses via the AMBA AHB master, i.e. part of the Telemetry Encoder (TME) and Turbo Encoder (TE). This also covers part of the PacketAPB (PAPB) and PacketWire (PW) and the complete PacketAsynchronous (PA). Each PacketWire (PW) interface also has its own input clock domain. All AMBA APB slave interfaces, i.e. Configuration Interface (CI), PacketAPB (PAPB) and Command Link Control Word (CLCW), share the same input clock **PCLK**. The parts of the PTME directly involved in the telemetry generation and channel coding and modulation are all clocked either with the **HCLK** or the dedicated bit rate input **BitClk**. The corresponding clock selector is implemented in the SCoC\_PTME. This includes the complete Reed-Solomon Encoder (RSE), Pseudo-Randomiser (PSR), Non-Return-to-Zero Mark encoder (NRZ), Convolutional Encoder (CE) and Split-Phase Level modulator (SP), and part of the Telemetry Encoder (TME) and Turbo Encoder (TE).

## 5.10 Reset

The PTME VHDL model is reset by means of both the AMBA AHB reset input on the SCoC\_PTME VHDL model, except for the PAPB interfaces. The PTME can also be reset by means of the AMBA APB Configuration Interface (CI) described in section 5.1 and table 12. This reset signal is synchronised in the PTME towards the bit clock and towards the AMBA AHB clock which is used as the system clock. The AMBA APB reset input on the SCoC\_PTME VHDL model resets the PacketAPB (PAPB) interfaces in the PTME, and the APB interfaces in the SCoC\_PTME, i.e. Configuration Interface (CI) and Command Link Control Word (CLCW). It is assumed that the APB reset input is synchronised towards the APB clock input.

## 6 INTERFACES

The interfaces of the SCoC\_PTME VHDL model are described in the sections hereafter. An overview is provided in table 26. IEEE standard interface types are used, except for the AMBA AHB and APB interfaces for which the record types are declared in the synthesizable VHDL package AD4.

Name	Type	Mode	Description	Remark
System interface - AMBA AHB clock interface				
<b>HRESETn</b>	Std_ULogic	input	Synchronised reset	
<b>HCLK</b>	Std_ULogic	input	System clock	
AMBA AHB master interface				
<b>AHBMasterIn</b>	AHB_Mst_In_Type	input	Interface input	AMBA package
<b>AHBMasterOut</b>	AHB_Mst_Out_Type	output	Interface output	AMBA package
AMBA APB clock interface				
<b>PRESETn</b>	Std_ULogic	input	Synchronised reset	
<b>PCLK</b>	Std_ULogic	input	Interface clock	
Configuration interface				
<b>ConfigIn</b>	APB_Slv_In_Type	input	Interface input	AMBA package
<b>ConfigOut</b>	APB_Slv_Out_Type	output	Interface output	AMBA package
CLCW 0 interface				
<b>CLCWIn0</b>	APB_Slv_In_Type	input	Interface input	AMBA package
<b>CLCWOut0</b>	APB_Slv_Out_Type	output	Interface output	AMBA package
CLCW 1 interface				
<b>CLCWIn1</b>	APB_Slv_In_Type	input	Interface input	AMBA package
<b>CLCWOut1</b>	APB_Slv_Out_Type	output	Interface output	AMBA package
PacketAPB input interface - Virtual Channel 0				
<b>PAPB0In</b>	APB_Slv_In_Type	input	Interface input	AMBA package
<b>PAPB0Out</b>	APB_Slv_Out_Type	output	Interface output	AMBA package
<b>PAPB0Busy_N</b>	Std_ULogic	output	Not ready for data	
<b>PAPB0Rdy</b>	Std_ULogic	output	Ready for paket	
PacketAPB input interface - Virtual Channel 1				
<b>PAPB1In</b>	APB_Slv_In_Type	input	Interface input	AMBA package
<b>PAPB1Out</b>	APB_Slv_Out_Type	output	Interface output	AMBA package
<b>PAPB1Busy_N</b>	Std_ULogic	output	Not ready for data	
<b>PAPB1Rdy</b>	Std_ULogic	output	Ready for paket	
PacketAPB input interface - Virtual Channel 2				
<b>PAPB2In</b>	APB_Slv_In_Type	input	Interface input	AMBA package
<b>PAPB2Out</b>	APB_Slv_Out_Type	output	Interface output	AMBA package
<b>PAPB2Busy_N</b>	Std_ULogic	output	Not ready for data	
<b>PAPB2Rdy</b>	Std_ULogic	output	Ready for paket	

**Table 26:** *SCoC\_PTME VHDL model interfaces*

Name	Type	Mode	Description	Remark
PacketWire input interface - Virtual Channel 3				
<i>PW3Valid</i>	Std_ULogic	input	Packet delimiter	
<i>PW3Clk</i>	Std_ULogic	input	Bit clock	
<i>PW3Data</i>	Std_ULogic	input	Data	
<i>PW3Rdy</i>	Std_ULogic	output	Ready for paket	
PacketWire input interface - Virtual Channel 4				
<i>PW4Valid</i>	Std_ULogic	input	Packet delimiter	
<i>PW4Clk</i>	Std_ULogic	input	Bit clock	
<i>PW4Data</i>	Std_ULogic	input	Data	
<i>PW4Rdy</i>	Std_ULogic	output	Ready for paket	
PacketAsynchronous input interface - Virtual Channel 5				
<i>PW5Data</i>	Std_ULogic	input	Data	
<i>PA5Rdy</i>	Std_ULogic	output	Ready for paket	
PacketAsynchronous input interface - Virtual Channel 6				
<i>PW6Data</i>	Std_ULogic	input	Data	
<i>PA6Rdy</i>	Std_ULogic	output	Ready for paket	
Channel Access Data Unit output interface				
<i>BitClk</i>	Std_ULogic	input	Bit clock	
<i>TimeStrobe</i>	Std_ULogic	output	Time strobe	
<i>CADUSyncMark</i>	Std_ULogic	output	ASM delimiter	
<i>CADUFrameMark</i>	Std_ULogic	output	Transfer frame delimiter	
<i>CADUClk</i>	Std_ULogic	output	CADU clock	
<i>CADUOut</i>	Std_ULogic	output	CADU data	

**Table 26:** *SCoC\_PTME VHDL model interfaces*

## 6.1 System interface (AMBA AHB clock interface)

For detailed information see AD2 and AD4.

### 6.1.1 *HRESETn*: Synchronised reset: Std\_ULogic (I)

This active low input signal asynchronously resets the PTME VHDL model, except the PAPB interfaces. The signal is assumed to be synchronous with the system clock *HCLK* rising edge. The input is used on registers that are all clocked on the rising *HCLK* edge.

### 6.1.2 *HCLK*: System clock: Std\_ULogic (I)

This input signal is the system clock signal for the PTME VHDL model. Registers are clocked on the rising *Clk* edge.

## 6.2 AMBA AHB master interface

For detailed information on the record types used for the AMBA AHB interface see AD2 and AD4.

### 6.2.1 *AHBMasterIn*: Interface input: AHB\_Mst\_In\_Type (I)

This signal record is the general AHB master interface input.

#### 6.2.1.1 *HGRANT*: Bus grant: Std\_ULogic (I)

This signal indicates that the AHB master is selected and a data transfer is required. The input is sampled on the rising *HCLK* edge.

#### 6.2.1.2 *HREADY*: Transfer done: Std\_ULogic (I)

This signal indicates to the AHB master that an access is completed. The input is sampled on the rising *HCLK* edge.

#### 6.2.1.3 *HRESP*: Response type: Std\_Logic\_Vector(1 downto 0) (I)

This signal indicates to the AHB master with what a result an access has been completed. The input is sampled on the rising *HCLK* edge.

#### 6.2.1.4 *HRDATA*: Read data bus: Std\_Logic\_Vector(*HDMAX*-1 downto 0) (I)

This signal provides the AHB master read data at the end of the access. The input is sampled on the rising *HCLK* edge. *HDMAX* is defined in the AMBA VHDL package, AD4. *HDMAX* is assumed to be the default 32.

## 6.2.2 **AHBMasterOut: Interface output:** AHB\_Mst\_Out\_Type (O)

This signal record is the general AHB master interface output.

### 6.2.2.1 **HBUSREQ: Bus request:** Std\_ULogic (O)

This signal indicates that the AHB master is requesting the bus. The output is clocked out on the rising **HCLK** edge.

### 6.2.2.2 **HLOCK: Lock request:** Std\_ULogic (O)

This signal indicates whether the AHB master is requesting a locked access. The output is permanently driven to logical zero.

### 6.2.2.3 **HTRANS: Transfer type:** Std\_Logic\_Vector(1 downto 0) (O)

This signal indicates the type of the transfer that the AHB master is issuing. The output is clocked out on the rising **HCLK** edge.

### 6.2.2.4 **HADDR: Address:** Std\_Logic\_Vector(*HAMAX*-1 downto 0) (O)

This signal carries the address of the transfer that the AHB master is issuing. The output is clocked out on the rising **HCLK** edge. *HAMAX* is defined in the AMBA VHDL package, AD4. *HAMAX* is assumed to be the default 32.

### 6.2.2.5 **HWRITE: Read / Write:** Std\_ULogic (O)

This signal indicates whether it is a read or a write access that the AHB master is issuing. The output is clocked out on the rising **HCLK** edge.

### 6.2.2.6 **HSIZE: Transfer size:** Std\_Logic\_Vector(2 downto 0) (O)

This signal indicates the size of the access that the AHB master issuing. The output is permanently driven to logical zeros, indicating a byte access.

### 6.2.2.7 **HBURST: Burst type:** Std\_Logic\_Vector(2 downto 0) (O)

This signal indicates the burst type of access that the AHB master issuing. The output is permanently driven to logical zeros, indicating a single access.

### 6.2.2.8 **HPROT: Protection control:** Std\_Logic\_Vector(32 downto 0) (O)

This signal indicates the protection type of access that the AHB master issuing. The output is permanently driven to logical zeros.

### 6.2.2.9 **HWDATA: Write data bus:** Std\_Logic\_Vector(*HDMAX*-1 downto 0) (O)

This signal carries the data of the write transfer that the AHB master is issuing. The output is clocked out on the rising **HCLK** edge. *HDMAX* is defined in the AMBA VHDL package, AD4. *HDMAX* is assumed to be the default 32.

## 6.3 AMBA APB clock interface

For detailed information on the two first signals see AD2 and AD4.

### 6.3.1 *PRESETn*: Synchronised reset: Std\_ULogic (I)

This active low input signal asynchronously resets the AMBA APB interfaces in the SCoC\_PTME and PTME. The signal is assumed to be synchronous with the AMBA APB clock *PCLK* rising edge. The input is used on registers that are all clocked on the rising *PCLK* edge.

### 6.3.2 *PCLK*: Interface clock: Std\_ULogic (I)

This input signal is the AMBA APB clock which is the clock for the AMBA APB interfaces in the PTME VHDL core. All registers are clocked on the rising *PCLK* edge.

## 6.4 AMBA APB slave interface definition

For detailed information on the records used for the APB interface see AD2 and AD4. There are five AMBA APB slave interfaces in the SCoC\_PTME VHDL model, all having the same generic type definitions as detailed below. The different interfaces will be listed in the next sections.

### 6.4.1 *APB\_Slv\_In\_Type*: Interface input: APB\_Slv\_In\_Type (I)

This signal record is the general APB slave interface input.

#### 6.4.1.1 *PSEL*: Slave select: Std\_ULogic (I)

This signal indicates that the APB slave is selected and a data transfer is required. The input is sampled on the rising *PCLK* edge for write accesses.

#### 6.4.1.2 *PENABLE*: Enable strobe: Std\_ULogic (I)

This strobe signal is used to time all accesses on the peripheral bus. The enable signal is used to indicate the second cycle of an APB transfer. The rising edge of *PENABLE* occurs in the middle of the APB transfer. The input is sampled on the rising *PCLK* edge for write accesses.

#### 6.4.1.3 *PADDR*: Address bus: Std\_Logic\_Vector(*PAMAX*-1 downto 0) (I)

This is the APB address bus can be up to 32 bits wide. The input is sampled on the rising *PCLK* *PAMAX* is assumed to be the default 32.

#### 6.4.1.4 *PWRITE*: Write strobe: Std\_ULogic (I)

This signal indicates the APB transfer direction. When asserted this signal indicates an APB write access and when de-asserted a read access. The input is sampled on the rising *PCLK* edge.

#### 6.4.1.5 *PWDATA*: Write data bus: Std\_Logic\_Vector(*PDMAX*-1 downto 0) (I)

The APB write data bus is driven by the peripheral bus master during write cycles (when *PWRITE* is asserted). The data is sampled on the rising *PCLK* edge for write accesses. *PDMAX* is defined in the AMBA VHDL package, AD4.

## 6.4.2 *APB\_Slv\_Out\_Type*: Interface output: APB\_Slv\_Out\_Type (O)

This signal record is the general APB slave interface output.

### 6.4.2.1 *PRDATA*: Read data bus: Std\_Logic\_Vector(*PDMAX*-1 downto 0) (O)

The APB read data bus is driven by the selected slave during read cycles (when *PWRITE* is de-asserted). *PDMAX* is defined in the AMBA VHDL package, AD4. *PDMAX* is assumed to be the default 32.

## 6.5 Configuration interface

### 6.5.1 *ConfigIn*: Interface input: APB\_Slv\_In\_Type (I)

This signal record is the APB slave interface input of the configuration interface. For details see section 6.4.1.

### 6.5.2 *ConfigOut*: Interface output: APB\_Slv\_Out\_Type (O)

This signal record is the APB slave interface output of the configuration interface. For details see section 6.4.2.

## 6.6 CLCW 0 interface

### 6.6.1 *CLCWIn0*: Interface input: APB\_Slv\_In\_Type (I)

This signal record is the APB slave interface input of the CLCW 0 interface. For details see section 6.4.1.

### 6.6.2 *CLCWOut0*: Interface output: APB\_Slv\_Out\_Type (O)

This signal record is the APB slave interface output of the CLCW 0 interface. For details see section 6.4.2.

## 6.7 CLCW 1 interface

### 6.7.1 *CLCWIn1*: Interface input: APB\_Slv\_In\_Type (I)

This signal record is the APB slave interface input of the CLCW 1 interface. For details see section 6.4.1.

### 6.7.2 *CLCWOut:1* Interface output: APB\_Slv\_Out\_Type (O)

This signal record is the APB slave interface output of the CLCW 1 interface. For details see section 6.4.2.



## 6.8 PacketAPB input interface - Virtual Channel 0

### 6.8.1 *PAPB0In*: Interface input: APB\_Slv\_In\_Type (I)

This signal record is the APB slave interface input of the virtual channel interface. For details see section 6.4.1.

### 6.8.2 *PAPB0Out*: Interface output: APB\_Slv\_Out\_Type (O)

This signal record is the APB slave interface output of the virtual channel interface. For details see section 6.4.2.

### 6.8.3 *PAPB0Busy\_N*: Not ready for data: Std\_ULogic (O)

This signal indicates whether the Virtual Channel is ready to receive one octet. The output is clocked out on the rising *PCLK* edge.

### 6.8.4 *PAPB0Rdy*: Ready for paket: Std\_ULogic (O)

This signal indicates whether the Virtual Channel is ready to receive one segment. The output is clocked out on the rising *PCLK* edge.

## 6.9 PacketAPB input interface - Virtual Channel 1

### 6.9.1 *PAPB1In*: Interface input: APB\_Slv\_In\_Type (I)

This signal record is the APB slave interface input of the virtual channel interface. For details see section 6.4.1.

### 6.9.2 *PAPB1Out*: Interface output: APB\_Slv\_Out\_Type (O)

This signal record is the APB slave interface output of the virtual channel interface. For details see section 6.4.2.

### 6.9.3 *PAPB1Busy\_N*: Not ready for data: Std\_ULogic (O)

This signal indicates whether the Virtual Channel is ready to receive one octet. The output is clocked out on the rising *PCLK* edge.

### 6.9.4 *PAPB1Rdy*: Ready for paket: Std\_ULogic (O)

This signal indicates whether the Virtual Channel is ready to receive one segment. The output is clocked out on the rising *PCLK* edge.

## 6.10 PacketAPB input interface - Virtual Channel 2

### 6.10.1 *PAPB2In*: Interface input: APB\_Slv\_In\_Type (I)

This signal record is the APB slave interface input of the virtual channel interface. For details see section 6.4.1.

### 6.10.2 *PAPB2Out*: Interface output: APB\_Slv\_Out\_Type (O)

This signal record is the APB slave interface output of the virtual channel interface. For details see section 6.4.2.

### 6.10.3 *PAPB2Busy\_N*: Not ready for data: Std\_ULogic (O)

This signal indicates whether the Virtual Channel is ready to receive one octet. The output is clocked out on the rising *PCLK* edge.

### 6.10.4 *PAPB2Rdy*: Ready for paket: Std\_ULogic (O)

This signal indicates whether the Virtual Channel is ready to receive one segment. The output is clocked out on the rising *PCLK* edge.

## 6.11 PacketWire input interface - Virtual Channel 3

### 6.11.1 *PW3Valid*: Packet delimiter: Std\_ULogic (I)

This input signal is the packet delimiter for the PacketWire interface. It should be de-asserted between packets.

### 6.11.2 *PW3Clk*: Bit clock: Std\_ULogic (I)

This input signal is the PacketWire bit clock. The receiver registers are clocked on the rising *PCLK* edge.

### 6.11.3 *PW3Data*: Data: Std\_ULogic (I)

This input signal is the serial data input for the PacketWire interface. Data are sampled on the rising *PW3Clk* edge when *PW3Valid* is asserted.

### 6.11.4 *PW3Rdy*: Ready for paket: Std\_ULogic (O)

This signal indicates whether the Virtual Channel is ready to receive one segment. The output is clocked out on the rising *HCLK* edge.

## 6.12 PacketWire input interface - Virtual Channel 4

### 6.12.1 *PW4Valid*: Packet delimiter: Std\_ULogic (I)

This input signal is the packet delimiter for the PacketWire interface. It should be de-asserted between packets.

### 6.12.2 *PW4Clk*: Bit clock: Std\_ULogic (I)

This input signal is the PacketWire bit clock. The receiver registers are clocked on the rising *PCLK* edge.

### 6.12.3 *PW4Data*: Data: Std\_ULogic (I)

This input signal is the serial data input for the PacketWire interface. Data are sampled on the rising *PW3Clk* edge when *PW3Valid* is asserted.

### 6.12.4 *PW4Rdy*: Ready for paket: Std\_ULogic (O)

This signal indicates whether the Virtual Channel is ready to receive one segment. The output is clocked out on the rising *HCLK* edge.

## 6.13 PacketAsynchronous input interface - Virtual Channel 5

### 6.13.1 *PW5Data*: Data: Std\_ULogic (I)

This input signal is the bit serial asynchronous data input for the PacketAsynchronous interface. It is sampled on the rising *HCLK* edge.

### 6.13.2 *PA5Rdy*: Ready for paket: Std\_ULogic (O)

This signal indicates whether the Virtual Channel is ready to receive one segment. The output is clocked out on the rising *HCLK* edge.

## 6.14 PacketAsynchronous input interface - Virtual Channel 6

### 6.14.1 *PW6Data*: Data: Std\_ULogic (I)

This input signal is the bit serial asynchronous data input for the PacketAsynchronous interface. It is sampled on the rising *HCLK* edge.

### 6.14.2 *PA6Rdy*: Ready for paket: Std\_ULogic (O)

This signal indicates whether the Virtual Channel is ready to receive one segment. The output is clocked out on the rising *HCLK* edge.

## 6.15 Channel Access Data Unit output interface

### 6.15.1 *BitClk*: Bit clock: Std\_ULogic (I)

This is the bit clock used by the various encoders in the PTME. All registers are clocked on the rising edge.

### 6.15.2 *TimeStrobe*: Time strobe: Std\_ULogic (O)

This signal is asserted when a time strobe is to be generated as specified for Virtual Channel 0. The output is clocked out on the rising *BitClk* edge.

### 6.15.3 *CADUSyncMark*: ASM delimiter: Std\_ULogic (O)

This signal is asserted when the Attached Synchronisation Marker is being output. The output is clocked out on the rising *BitClk* edge.

### 6.15.4 *CADUFrameMark*: Transfer frame delimiter: Std\_ULogic (O)

This signal is asserted when the Transfer Frame is being output. The output is clocked out on the rising *BitClk* edge.

### 6.15.5 *CADUClk*: CADU clock: Std\_ULogic (O)

This signal is the bit delimiter for the CADU output. The output is clocked out on the rising *BitClk* edge.

### 6.15.6 *CADUOut*: CADU data: Std\_ULogic (O)

This signal is the bit serial CADU data output. The output is clocked out on the rising *BitClk* edge.

## 7 VHDL SOURCE CODE

The SCoC\_PTME VHDL model and test bench are written according to RD3 as far as applicable. The VHDL code complies to VHDL'93, RD4.

### 7.1 Packages and libraries, interface port and generic types

The following VHDL packages are used in the SCoC\_PTME VHDL model:

- Std.Standard, IEEE.Std\_Logic\_1164, IEEE.Std\_Logic\_Arith, AMBA\_Lib.AMBA
- PTME\_Lib.PTME\_Configuration, PTME\_Lib.PTME\_Definition

The SCoC\_PTME VHDL model interfaces do comply to the normally required Std\_ULogic and Std\_Logic\_Vector types, RD3. The recommended target library for the SCoC\_PTME VHDL model is PTME\_Lib. Note that the AMBA interface can be located in another library than AMBA\_Lib, but this will require a modification of the SCoC\_PTME and the PTME VHDL code. There are no generics used for the top entity in the SCoC\_PTME VHDL model.

### 7.2 Compilation order

The compilation order for the SCoC\_PTME is as follows:

- AMBA\_Lib:                amba.vhd
- PTME\_Lib:              ptme\_lib.vhd
- PTME\_Lib:              scoc\_c.vhd
- PTME\_Lib:              scoc.vhd

The compilation order for the SCoC\_PTME test bench is as follows:

- CCSDS\_Lib:            ccsds\_lib.vhd
- PTME\_TB\_Lib:         ptme\_tb.vhd
- PTME\_TB\_Lib:         scoc\_tb.vhd

### 7.3 Simulation

A testbench is provided with the SCoC\_PTME which can be used to set up verification runs. The output from the simulation is in ASCII text format and can be offline processed to verify the Reed-Solomon encoder, the Turbo encoder and the telemetry encoder. A testbench is also provided with the PTME VHDL model which can be used in the same way. The PTME testbench does only simulate the PTME core. Both testbenches are configured with the same configuration file *scoc\_c.vhd* as the PTME VHDL model. The PTME testbench will adapt itself to the PTME configuration.

#### 7.3.1 Synthesis

Synthesis result estimations for the SCoC\_PTME VHDL model are listed in table 27. Target frequency is 20 MHz, without I/O insertion.

Xilinx Virtex-II 1000, -6			Actel AX2000, -3		
LUT	FF	MHz	COMB	SEQ	MHz
6385 (62%)	4006 (39%)	37	6944 (32%)	4167 (39%)	29

**Table 27:** *SCoC\_PTME synthesis results*

*Page intentionally left blank*

Copyright © 2004 Gaisler Research. This document may be used and distributed provided that this statement is retained and that any derivative work acknowledges the origin of the information. All information is provided as is, there is no warranty that it is correct or suitable for any purpose, neither implicit nor explicit.