

# Hardware Modeling using Virtual Platforms

The ESA HW/SW Co-Verification  
SoC Validation Platform

-

T. Schuster, R. Meyer

19-Sep-11




**SoC Rocket**





# Outline

SoCRocket



Introduction to Virtual Platforms and TLM  
The SoCRocket SystemC Modeling Library  
Models Verification






## Introduction to Virtual Platforms and TLM

### The SocRocket VP


### Verification



# Design & Productivity Gap



Logic Transistors per Chip (M)




Productivity (K) Trans./Staff - Mo.

How to manage the raising complexity?



# Advantages of Virtual Platforms



Virtual Platforms are abstract hardware models that are simulated by software:

## Availability

Software development can start early

### • Productivity

- Can be easily duplicated and packaged

## • Accessibility


- Software is easy to observe and control

### • Consistency

- Gradual HW refinement / keep your tests



# SystemC / TLM 2.0



## Use Cases



## Coding Styles



## Mechanisms






Source: [www.osci.org](http://www.osci.org) (2011)

TLM: Abstraction of communication using function calls.





# Hardware Verification

## Cycle-Timed Modeling



# Architecture Analysis

TLM 2.0 Approximately Timed Coding Style (AT)






Some concurrent processes synchronizing at significant points in time.




# Software Development

TLM 2.0 Loosely Time Coding Style (LT)



Very little concurrency – blocking communication only.

# Drawbacks of VP Approach




## Availability of Simulation IP

Additional EDA costs





- ❖ In Aerospace domain trusted components are reused many times.
- ❖ The long IP life cycle repays the simulation models.



Introduction to Virtual Platforms and TLM  
**SoCRocket VP**  
Verification and Documentation




# SoCRocket – VP for Aerospace applications



[http://www.esa.int/TEC/Microelectronics/SEM151AMT7G\\_0.html](http://www.esa.int/TEC/Microelectronics/SEM151AMT7G_0.html)

TLM Simulation Models for Aeroflex GRLIB library  
Modeling library and tools

# Library structure



models



templates



tools



platforms



# Library structure

Models



models




templates



tools



platforms



Simulation Models for LT and AT abstraction

LEON processor simulator

Component-level tests




e



# Library structure

## Templates



models



templates



tools



platforms



Templates for platform models

(e.g. single core, multi-core)

Structural information – top level C code

Parameters for Design Space Exploration



e



# Library structure

## Tools



models



templates




tools



platforms



Platform Configurator  
(generates platforms from templates)  
Co-Simulation Adapters  
Power Monitor  
Timing Monitor





# Library structure

## Platforms



models




templates



tools



platforms



Platform simulators are generated here




e



# Library structure

WAF – The META build system



models



templates



tools



platforms



Python based build system

([code.google.com/p/waf/](http://code.google.com/p/waf/))

Manages all tools of the library




e



# Configuring the Library

./waf configure



GreenSoCs (GreenSockets, GSParams, GreenReg)

Open Virtual Platform Infrastructure

[www.greensocs.org](http://www.greensocs.org)

ARM/Carbon AMBAKit

TLM2.0 Sockets with AMBA Extensions

[www.carbonsystems.org](http://www.carbonsystems.org)

SystemC/TLM 2.0 Installation

Mentor Modelsim Simulator (optional)

Multi-language simulator for RTL Co-Simulations

[www.mentor.com](http://www.mentor.com)

Python



GCC, GDB, other GNU

e



# Setting up a system

./waf generate



Select an architecture template


(e.g. single core, multi-core, custom)

Configure parameters like cache size, address masks, ...

Generate the platform simulator

# Compiling the platform

`./waf --target=singlecore`



main.cpp

Top-level of SystemC simulation (`sc_main`)  
Instantiation of all components



config.h

- Parameter definitions (settings from Platform Configurator)
- Defines constructor parameters of all IP blocks



prom.ld



prom.s

- Boot code for LEON processor
- Linker script for boot code



link.ld

- Linker script for application




- WAF build script

---


Result is executable simulator: `./singlecore boot.elf program.elf`

# Simulating the platform

Verbosity & Debug



Verbosity of debug output may be configured in four stages (error, warn, info, debug)




Sim

DDD / INSIGHT

# Analyze results

## Event Monitoring



Event Monitor provides API for Event Recording

IPs register at begin of simulation

```
EM::registerIP(this,"type")
```

At runtime time-stamps for begin and end of important events are send to the monitor

```
EM::send(this, "event", 1, sc_time_stamp())
```

Event Monitor maintains hierarchical database of events

After simulation database is analyzed



```
EM::analyze("power.dat")
```

e




# Power Profile

Example GPTimer



Annotation of power information to events






Introduction to Virtual Platforms and TLM  
SoCRocket VP  
**Verification**




# Verification


## Behavior & Timing



### 1. Co-Simulation of Original IP




### 2. Simulation of TLM Model




TLM Testbed is re-used for both simulations  
Timing Monitor keeps track of simulation time

# Verification

## Timing Monitor



**Example:** Simulation of AHBCTRL with 16 masters and 16 slaves



Phase	LT		AT		RTL	
	Start	End	Start	End	Start	End
1	100	10100	100	10100	100	10100
2	100	10100	100	20100	100	20100
...	...	...	...	...	...	...
<b>Total</b>		<b>21000</b>		<b>359990</b>		<b>360140</b>

LT Timing is far off – LT Router does not model arbitration




e



# Code Coverage

GCOV/LCOV













## LCOV - code coverage report

Current view: [top level](#)

Test: [lcov.info](#)

Date: 2011-07-26


	Hit	Total	Coverage
Lines:	3098	5242	59.1 %
Functions:	773	1618	47.8 %
Branches:	1335	3562	37.5 %

Directory	Line Coverage ↕	Functions ↕	Branches ↕
<a href="#">common</a>	 100.0 % 18 / 18	74.9 % 224 / 299	50.0 % 1 / 2
<a href="#">contrib/transactors</a>	 15.1 % 103 / 684	40.7 % 11 / 27	5.6 % 30 / 532
<a href="#">models/ahbctrl</a>	 66.1 % 211 / 319	19.5 % 16 / 82	44.4 % 63 / 142
<a href="#">models/gptimer</a>	 88.5 % 255 / 288	36.1 % 39 / 108	46.7 % 100 / 214
<a href="#">models/irqmp</a>	 98.0 % 144 / 147	25.6 % 20 / 78	70.2 % 73 / 104
<a href="#">models/mctrl</a>	 46.2 % 249 / 539	22.9 % 22 / 96	32.0 % 135 / 422
<a href="#">models/mmu_cache/lib</a>	 68.2 % 899 / 1318	39.5 % 77 / 195	47.6 % 395 / 829
<a href="#">models/socwire</a>	 54.0 % 516 / 955	41.5 % 73 / 176	33.2 % 168 / 506
<a href="#">models/utils</a>	 70.3 % 600 / 853	45.2 % 75 / 166	55.6 % 253 / 455
<a href="#">signalkit/signalkit_h</a>	 85.1 % 103 / 121	55.2 % 216 / 391	32.9 % 117 / 356

Generated by: [LCOV version 1.9](#)

Code coverage still too low for most of the IPs.  
Verification is work in progress

# Summary



Virtual Platforms are abstract hardware models that are simulated by software.

Virtual Platforms and TLM can help to manage the raising complexity in system design

The SoCRocket VP provides simulation models and infrastructure for Design Space Exploration of LEON based SoCs.

Project planned to be completed end of 2011

---

e

