

SEU Radiation Test Report

| Owner    |   | Document      |   |
|----------|---|---------------|---|
| Name     | Kostas Makris, Efstratios<br>Politis, Tasos Lampaounas      | Revision      | 1.3                                       |
| E-mail   | <u>kmakris@isd.gr</u><br>spolitis@isd.gr<br>lampaoun@isd.gr | Filename      | ISD_80S32_radiation_report_v<br>1.3-1.odt |
| Division | ISD   | Total pages   | 59  |
| Site     | Athens, Crete   | Last modified | 29 April 2009                             |

## Abstract

This document presents information and the radiation results of the Single Event Upset (SEU) testing performed on an 80S32 microcontroller device at ESA/ESTEC Cf-252 radiation facilities.

This page has been intentionally left blank



# **Table of Contents**

| 1 | Revi | rision History                                     | 5  |
|---|------|--|----|
| 2 | Gen  | neral Information                                  | 6  |
|   | 2.1  | Scope  | 6  |
|   | 2.2  | Applicable documents – References                  | 6  |
|   | 2.3  | Definition of terms                                | 7  |
|   | 2.4  | List of acronyms                                   | 7  |
|   | 2.5  | People Involved                                    | 7  |
| 3 | Test | t component details                                | 8  |
| 4 | Test | t setup  | 9  |
|   | 4.1  | Radiation test facility                            | 9  |
|   | 4.2  | Test conditions                                    | 11 |
|   |      | 4.2.1 Temperature and Humidity                     | 11 |
|   |      | 4.2.2 Lighting                                     | 11 |
|   |      | 4.2.3 Vacuum                                       | 11 |
|   |      | 4.2.4 DUT values                                   | 11 |
|   | 4.3  | Component preparation                              | 12 |
|   | 4.4  | Test setup   | 12 |
|   |      | 4.4.1 Test board                                   | 13 |
|   |      | 4.4.2 Remote keypad                                | 13 |
|   |      | 4.4.3 Test harness                                 | 14 |
|   | 4.5  | Data logging, programming and monitoring equipment | 14 |
|   | 4.6  | FPGA H/W   | 15 |
| 5 | Test | t Software Description                             | 16 |
|   | 5.1  | General Information                                | 16 |
|   | 5.2  | Memory Test  | 16 |
|   |      | 5.2.1 Brief Description                            | 16 |
|   |      | 5.2.2 Detailed Description                         | 16 |
|   | 5.3  | Memory & Arithmetic Test                           | 16 |
|   |      | 5.3.1 Brief Description                            | 16 |
|   |      | 5.3.2 Detailed Description                         | 16 |
| 6 | Anal | alysis Software Description                        | 18 |
|   | 6.1  | memonly  | 18 |
|   | 6.2  | mem_math   | 18 |
| 7 | Radi | liation procedure with SEU monitoring              | 20 |
|   | 7.1  | 1st run  | 20 |
|   | 7.2  | 2nd run  | 21 |
|   | 7.3  | ISD S.A. Responsibilities                          | 21 |
|   | 7.4  | ESTEC CASE responsibilities                        | 21 |
| 8 | Test | t Results  | 22 |
|   | 8.1  | Summary of test results                            | 22 |
|   | 8.2  | Upset rate   | 22 |
|   |      |  |    |

|    |      | 8.2.1   | 1st Run   | 22 |
|----|------|---------|---|----|
|    |      | 8.2.2   | 2nd Run   | 23 |
|    | 8.3  | Cross-s | section   | 23 |
|    |      | 8.3.1   | Test cross-section                                  | 23 |
|    |      | 8.3.2   | Cross-section per bit                               | 23 |
|    |      | 8.3.3   | Comparison with ASIC vendor-provided cross-sections | 24 |
|    | 8.4  | Detaile | d test results                                      | 26 |
|    |      | 8.4.1   | 1st Run – Memory Test                               | 26 |
|    |      | 8.4.2   | 2nd Run – Memory & Arithmetic Test                  | 28 |
| 9  | Con  | clusion | S   | 31 |
|    | 9.1  | Sugges  | stions for future developments                      | 31 |
| 10 | APP  |         | A – Test component photographs                      | 32 |
| 11 | APP  |         | B – Test setup photographs                          | 34 |
| 12 | APP  |         | C – Details of all radiation runs                   | 37 |
|    | 12.1 | 1st Rur | n – Memory Test                                     | 37 |
|    | 12.2 | 2nd Ru  | n – Memory & Arithmetic Test                        | 37 |
| 13 | APP  |         | D – Memory Test source code                         | 40 |
| 14 | APP  |         | E – Memory + Arithmetic source code                 | 47 |

# **List of Figures**

| Figure 4.1: Cf-252 Energy distribution   | 9  |
|--|----|
| Figure 4.2: Cf-252 Energy distribution   | 9  |
| Figure 4.3: Cf-252 LET distribution of fission products  | 9  |
| Figure 4.4: CASE radiation facility  | 10 |
| Figure 4.5: The baseplate used for the tests. External diameter is shown                                 | 10 |
| Figure 4.6: Test setup block diagram   | 12 |
| Figure 8.1: Cross-section per bit vs LET (Atmel)   | 24 |
| Figure 8.2 - Errors Running Total for Memory-Test  | 26 |
| Figure 8.3: - Errors per time interval for Memory-Test (time interval = 1hour)                           | 26 |
| Figure 8.4 - Detected errors running total for the Memory & Arithmetic test                              | 29 |
| Figure 8.5: - Detected errors per time interval for the Memory & Arithmetic test (time interval = 1hour) | 29 |
| Figure 10.1: 80S32 DUT lidded and top marking  | 31 |
| Figure 10.2: 80S32 DUT de-lidded showing the exposed die inside the cavity                               | 31 |
| Figure 10.3: 80S32 DUT inside the socket of the test board   | 32 |
| Figure 11.1: Test board inside the chamber. Belljar and implosion guard in place                         | 33 |
| Figure 11.2: Cable details showing the vacuum release valve (yellow knob)                                | 33 |
| Figure 11.3: Test board on the baseplate. Source holder not in place                                     | 34 |
| Figure 11.4: Details of the test board showing the rubber feet and the IDC connectors                    | 34 |
| Figure 11.5: General arrangement of the test setup   | 35 |

# List of Tables

| Table 3.1: Details of the component used for testing           | 8  |
|--|----|
| Table 4.1: key parameter values for the DUT                    | 11 |
| Table 4.2: Summary of signals passing through the test harness | 14 |
| Table 6.1: Log files and associated parser application         | 18 |
| Table 6.2: Example of output files                             | 19 |
| Table 7.1: Durations and test/analysis software for each run   | 20 |
| Table 8.1: Summary of test results                             | 22 |

# 1 Revision History

| Date                                | Revision                 | Author                                | Modification description  |
|-------------------------------------|--------------------------|---------------------------------------|---|
| 05/02/2009                          | 1.0                      | K. Makris, E.Politis,<br>T.Lampaounas | Creation  |
| 03/03/2009                          | 1.1                      | K.Makris, E.Politis,<br>T.Lampaounas  | Updates:<br>§2.1, §2.2, §4.2.1, §4.2.3, §4.4.1, §5.2.2, §5.3.2,<br>Chapter 6, Table 7.1, §7.1, Table 8.1, §8.2,<br>§8.3, §8.4 |
|                                     |                          |                                       | Additions:<br>Table 6.1, Table 6.2, Chapter 9, APPENDIX D,<br>APPENDIX E.   |
| 10/03/2009                          | 1.2                      | K.Makris, E.Politis,<br>T.Lampaounas  | <u>Updates:</u> sections: 5.2.1, 5.2.2, 5.3.1, 8.3.2, equation (5) on pg.24.  |
| 29/04/2009 1.3 K.Makris, E.Politis, | Additions: section 8.3.3 |                                       |   |
| T.Lampaounas                        |                          | I.Lampaounas                          | Updates: chapter 9  |

# 2 General Information

### 2.1 Scope

This document presents the results of Single Event Upset (SEU) testing performed on a single 80S32 component using the ESA Californium-252 Assessment for Single event Effects (CASE) facility at ESTEC in Noordwijk, The Netherlands. Information regarding the test setup and its installation in CASE facility are also reported. The results include the number of detected errors induced by radiation effects on the correct execution of special test programs, the exact time of occurrence during the runs and the number of successfully corrected (recovered) errors.

The main purpose of the testing was to perform a preliminary characterization (pre-testing) of the device in terms of sensitivity to radiation effects under specific operating conditions. This preliminary characterization was focused on evaluating the radiation performance of various structural blocks of the DUT, particularly the internal memory blocks, the logic elements and the EDAC algorithm. The characterization strategy was based on counting all the accumulated errors detected by the internal EDAC mechanism during the execution of special routines which were able to distinguish between corrected (recovered) and uncorrected (non-recovered) errors. Any abnormal behavior or anomaly was monitored and logged. The goal of testing was the acquisition of sufficient amount of data during the runs which is presented in this document. The characterization of the DUT in terms of SEU sensitivity will be completed after post-processing and interpreting the statistical sample collected during the tests.

The report begins by providing information about the device selected to perform the tests. Then, details are provided both for the test setup and for the software used for testing and analysis. The results of all test runs are reported along with their corresponding graphs. Calculations of characteristic parameters such as the error rate, test cross-section and cross-section per bit of the test runs are also reported. Representative photographs of both the component and the test setup along with the details of all radiation runs are included on separate Appendices of this report.

### 2.2 Applicable documents – References

- [1] ESCC basic specification No. 25100, 'Single Event Effects Test Methods and Guidelines', Issue 1, October 2002.
- [2] ESA Statement Of Work, '*Validation of the ADV80S32 Microcontroller*', Issue 0, Revision 0, May 2007.
- [3] Work Package 2, D2.1/D2.2, 'Validation Board Specifications and FPGA selection', ISD S.A.
- [4] *"ADV80S32 microcontroller*", component datasheet, ADV Engineering, May 2001, V2.5.
- [5] "80S32 Evaluation Board User Manual", ISD S.A.
- [6] <u>https://escies.org</u>, CASE System specifications.
- [7] <u>http://www.atmel.com/dyn/resources/prod\_documents/doc4172.pdf</u> "*Aerospace Products Radiation Test Result Summary*", Atmel.
- [8] ESA-QEC-ISO-CAS-007-09, "Procedure for Single Event Upset Pre-testing Using the CASE facility", edt. Draft 1.5, ESTEC, January 2009.



## 2.3 Definition of terms

The following definitions are stated on [1] and presented here as a reference.

#### Single Event Upset (SEU)

SEU is also known as a soft error. The change of state of a latched logic state from one to zero or vice-versa. A single event upset is non-destructive and the logic element can be rewritten or reset.

#### Linear Energy Transfer (LET) or Stopping power

The amount of energy deposited per unit length along the path of the incident ion. It is expressed in units of MeV/mg/cm<sup>2</sup>, which is the energy per unit length divided by the density of the irradiated medium.

The total duration of the radiation campaign was three days. It started on 12<sup>th</sup> of January and ended on 14<sup>th</sup> of January 2009. For convenience, each date of the test will be mentioned as follows:

- Day-1: Monday, 12<sup>th</sup> of January 2009
- Day-2: Tuesday, 13<sup>th</sup> of January 2009
- Day-3: Wednesday 14<sup>th</sup> of January 2009

## 2.4 List of acronyms

| DUT   | Device Under Test   |
|-------|---|
| EDAC  | Error Detection And Correction                            |
| FPGA  | Field Programmable Gate Array                             |
| JTAG  | Joint Test Action Group                                   |
| LET   | Linear Energy Transfer                                    |
| РСВ   | Printed Circuit Board                                     |
| SEE   | Single Event Effect                                       |
| SEU   | Single Event Upset  |
| UART  | Universal Asynchronous Receiver/Transmitter               |
| USART | Universal Synchronous - Asynchronous Receiver/Transmitter |
| ZIF   | Zero Insertion Force                                      |

### 2.5 **People Involved**

| Name               | Location    | E-mail address  |
|--------------------|-------------|-----------------|
| Tasos Lampaounas   | ISD, Athens | lampaoun@isd.gr |
| Efstratios Politis | ISD, Crete  | spolitis@isd.gr |
| Kostas Makris      | ISD, Athens | kmakris@isd.gr  |





# 3 Test component details

The SEU testing was performed using only one device from the inventory of available samples. The total number of available samples was eight (8) and they were all supplied by ESA-ESTEC. From the total number of available samples, three (3) of them were delivered to ISD S.A at a previous date. Those three components were serialized by ESTEC prior to delivery with serial numbers (S/N): S/N#3, S/N#4 and S/N#5 respectively. The rest of the available samples (5) remained at ESA-ESTEC. In the scope of testing, ISD S.A. has equipped the test setup with the devices S/N#3 and S/N#5 but neither of these two components were eventually used to perform the test. The test was carried out using a component supplied by the stock of ESA-ESTEC. It should be noted that there was no particular restriction on selecting the component to execute the test.

Table 3.1 shows the details of the selected component. Photographs of the actual part depicting the complete top marking and the die orientation inside the cavity are included in Appendix A. The internal architecture, functionality and pin list of the component are covered in detail in [4].

| Part type              | ADV80S32  |
|------------------------|---|
| Part description       | 8-bit microcontroller                             |
| Package type           | 100 LEAD MQFP ceramic with gold-<br>plated leads. |
| Available samples      | 8   |
| Top marking of the DUT | 5962-00B0202V8C<br>FMAADV80S32<br>0148-FR37586L   |

Table 3.1: Details of the component used for testing.

ESA-ESTEC recommended that the component used for testing should be reused as a DUT component, if any further radiation characterization tests are to be scheduled in the future. For this reason and to avoid any logistics-inventory problems, the component with S/N#5 was exchanged with the component of Table 3.1 by the end of this radiation campaign.



## 4 Test setup

This paragraph contains information about the radiation test facility and the actual setup used to perform the radiation tests.

## 4.1 Radiation test facility

The test facility used for the campaign was the ESA Californium-252 Assessment of Single-event Effects (CASE) facility at ESTEC, The Netherlands. The CASE system uses a 1 to 3 microcurie Cf-252 source which is safe to handle in the laboratory, provided that the normal precautions for the handling of radioactive sources are observed. The spontaneous fission of Californium-252, which has an effective half-life of 2.65 years, produces a wide range of high-energy particles having an average LET of 43 MeV/(mg/cm2). Cf-252 produces an average of 3.7 neutrons per fission with an average energy of 2.3MeV [6].

The Cf-252 source used in the test had an activity of 1.23uCi with a standard uncertainty of ±30%.





Figure 4.1: Cf-252 Energy distribution

Figure 4.3: Cf-252 LET distribution of fission products

Figure 4.2: Cf-252 Energy distribution

The DUT chamber consists of a dome-shaped bell-jar made of glass, lying on top of a 400mm X 400mm metal base plate. The bell-jar has an internal diameter of 270mm, height of 250mm plus a 100mm radius dome (Figure 4.4). The baseplate includes a variety of feedthrough connectors for electrical connections. The Cf-252 source is placed on metal holder, which can move freely up and down with a help of rod for height adjustments above the DUT. The DUT test board is placed inside the chamber and stands freely on the baseplate, while the source holder is aligned directly above the DUT. The air inside the chamber is pumped out using a vacuum pump via a special port on the baseplate. The value of the vacuum is monitored in real time via a meter located near the chamber. The CASE system may use a variety of baseplate used in the test is illustrated in Figure 4.5. During all tests, an aluminium screened implosion guard was placed around the belljar to protect the DUT against sensitivity to light and electromagnetic interference.



Figure 4.4: CASE radiation facility



Figure 4.5: The baseplate used for the tests. External diameter is shown.

## 4.2 Test conditions

This paragraph provides information about key parameters of the test.

#### 4.2.1 **Temperature and Humidity**

Air-conditioning in the laboratory which hosts the CASE facility maintains a temperature of  $22^{\circ} \text{ C} \pm 2^{\circ} \text{ C}$  with a humidity level of  $40\% \pm 10\%$  [8]. Since the DUT operated under vacuum conditions there was no possibility for cooling the chip using natural convection. Due to the lack of any alternative cooling mechanism, the DUT temperature is expected to be higher than the ambient temperature. However, there was no provision for measuring the temperature of the chip separately during the runs, so a specific value cannot be reported.

### 4.2.2 Lighting

As mentioned in section 4.1 an aluminum screened implosion guard was used around the belljar, to protect the DUT from ambient lighting. Thus, during all tests the vacuum chamber area remained darkened.

#### 4.2.3 Vacuum

The target operating vacuum value inside the chamber was  $10^{-2}$  mbar<sup>1</sup>, although this condition was never reached during the tests. The actual vacuum reading on all tests was stabilized on 2X10<sup>-2</sup> mbar and this was eventually achieved after approximately 5 hours of pumping. It should be noted that the vacuum pump was operating continuously during the tests and was switched on at the beginning of each test. A vacuum of 6X10<sup>-2</sup> mbar was established after approximately 2 hours.

#### 4.2.4 DUT values

Table 4.1 specifies the values of key parameters for the DUT. The baud rate is referred to the value selected for the UART port of the test setup.

| Parameter           | Value   |  |
|---------------------|---|--|
| Core voltage-source | +5.15VDC regulated supply using the on board regulator LMS1585 [3].   |  |
| I/O voltage-source  | +5.15VDC regulated supply using the<br>on board regulator LMS1585 (the<br>same source as the core supply)<br>[3]. |  |
| Clock frequency     | 22 MHz  |  |
| Clock source        | FPGA device of the test-board [3].  |  |
| UART Baud rate      | 9600 bps, no parity   |  |

Table 4.1: key parameter values for the DUT.

<sup>1</sup> mbar x 100 = Pascal

## 4.3 Component preparation

Since the penetration depth of the fission fragments of the Cf-252 source is only a few tens of microns and in order to increase the fission product influence at the DUT, the device itself needs to be delidded (decapsullated) to expose the die surface. From the total number of available samples three devices were de-lidded. The first device was decapsulated 1 month before carrying out the test in ESA-ESTEC laboratories, in order to determine the difficulty of the de-lidding process.

Two more devices were successfully de-lidded in ESA-ESTEC laboratories during day-1 of the radiation campaign in order to have spare devices available for the tests (backup). From the new devices that were de-lidded, the first was the sample S/N#5 while the second was the component which eventually used to perform the tests (Table 3.1).

Before de-lidding, the selected DUT component (Table 3.1) was subject to some basic functional tests by executing the "Instruction Set" & "Performance" tests under normal ambient conditions (atmospheric pressure, no radiation exposure) to check the correct operation. After the de-lidding operation, the particular component was subject again to the same functional tests to determine if any damage occurred during the de-lidding procedure. These tests did not only verified the correct operation of the DUT component, but also the functionality of the test board and the overall setup. Both the DUT component and the test board were exhibited the expected behavior.

Photographs of both lidded and de-lidded DUT component are shown in Appendix A.

## 4.4 Test setup

The test setup of the radiation campaign is graphically represented in Figure 4.6.





Figure 4.6: Test setup block diagram.

The hardware setup provided by ISD S.A. consisted of the following major parts:

- test board with external power supply
- remote keypad
- test harness (cabling)
- host PC with ALTERA® ByteBlaster™
- laptop PC with external flash memory programmer.

### 4.4.1 Test board

The test board (validation board) consists of a motherboard and a daughterboard PCB (DUT board). The daughterboard contains the socket, which hosts the DUT and is placed on top of the motherboard in a 'stacked' arrangement. The exposed die of the DUT is directly accessible from the radioactive source via an opening on the top side of the socket. The motherboard includes an FPGA device, memory devices, the power supply and various I/O interfaces. The technical specifications of the test board (also referred to as validation board) are presented with details in [3]. The user manual of the test board is given on [5], including a detailed description of the connectivity between the different elements of the test setup as well.

Since the CASE baseplate does not provide a specific mounting option for the test board, the latter was placed on the baseplate using a set of M3 brass spacers, mounted on the 4 corners of the motherboard. In order to prevent the motherboard from skewing from its original position during positioning of the belljar, the brass spacers were terminated on rubber feet for increased friction. The clearance between the baseplate and the bottom side of motherboard PCB was set to 58mm in order

to allow the cables to run and lie comfortably underside. The final position of the the test board was chosen properly so as the central point of the source holder to lie directly above the center of the exposed die. This optical alignment was performed manually. The height of the source holder was adjusted on the vertical rod in order the distance between the source holder and the top side of the DUT socket to be approximately 1mm. The overall distance between the source holder and the die surface was 10 mm.

The complete system (motherboard plus the DUT board) was able to fit properly inside the belljar and the cabling was found to be compatible. In general, no hardware problem was encountered.

The DUT was powered exclusively from the motherboard via the appropriate on-board regulators (see [3] for more details). The board was powered by an external +8VDC/1A power supply mounted on a wall power outlet of the lab. Via a switch it was possible to turn on and off the power supply from outside the belljar.

Photographs of the installed test board inside the CASE system are shown in Appendix B.

### 4.4.2 Remote keypad

A remote keypad located outside the vacuum chamber permitted remote communication with the test board during the runs. The remote keypad is shown in the test setup photographs in Appendix B and is described in more detail in [5]. Via the remote keypad it was possible to perform the following operations:

- selection between the RESET and RUN mode of the DUT by toggling the key #1 on the keypad.
- optical indication of the above current status on the LCD.
- Variation of UART baud rate by selecting among others from a list (Table 4.1).
- Via a H/W that was developed during day-2 of the radiation campaign, display of the following values in Hex format:
  - number of corrected errors
  - o number of uncorrected errors
  - the memory address on which the last error has occurred
  - o number of arithmetic errors

#### 4.4.3 Test harness

The term test harness is used to describe all the feedthrough cables that were utilized to interface the test board with the rest of the equipment located outside the vacuum chamber. The test harness consists of 2 sets of ribbon cables (4 ribbon cables in total), indicated with the letters A-D and shown with thick lines on Figure 4.6. The thick dotted line depict the ribbon cables connecting the connectors inside and outside the chamber on the baseplate. The first set (A,B) is used to connect the equipment (host PC, power supply, etc.) with the connectors outside the chamber, while the second set (C,D) to connect the test board with the connectors lying inside the chamber. The ribbon cables at one end were terminated in 40 pin female IDC connectors in order to mate properly with the IDC sockets available on the baseplate. On the other end they were terminated in connectors suitable to mate with the headers of the test board and the equipment outside the chamber.

In summary, the signal types passing through each cable are shown in Table 4.2 below. The technical details of the test harness along with the relevant pin lists are covered in [5].



| Cable reference designator | Signals passing through   |
|----------------------------|---|
| A,C                        | Remote keypad   |
| B,D                        | JTAG for the FPGA, 2 X UARTS (RS-232), 5 X USARTS, +8VDC, access to current sense resistors for power measurements on VCCA, VCCB power planes of the DUT. |

Table 4.2: Summary of signals passing through the test harness.

Although the frequency of the signals passing through the cables is not too high, the length of each cable was carefully selected and kept to a minimum in order to maintain the signal integrity to maximum extend.

## 4.5 Data logging, programming and monitoring equipment

The test progress was monitored and logged through an external application (HyperTerminal) executing on a Windows<sup>™</sup> host PC, connected to the validation board over an RS-232 link, as shown in Figure 4.6. A '.txt.' log file was generated for each test run and stored in the PC. Via the same PC it was possible to download a different configuration file to the FPGA without removing the belljar. FPGA configuration was performed using a JTAG interface, via an ALTERA® ByteBlaster<sup>™</sup> USB programmer and the relevant application (Quartus<sup>™</sup>).

The programs targeting the DUT were written in the Flash-memory (AMIC2904) located on motherboard [3], using a universal external programmer from DATAMAN®, which was connected via a USB port with an auxiliary laptop PC. When the program of the DUT needed to be changed (e.g. between the tests, or during other functional tests), the belljar needed to be opened, the flash memory was removed from its ZIF socket on the motherboard and placed on the external programmer. After programming, the memory device was replaced in its socket on the motherboard.

### 4.6 **FPGA H**/W

The main purpose of the core hardware implemented inside the FPGA was the proper routing of the signals between the DUT and the peripheral devices (RS-232 transceivers, memories, remote keypad, etc.).

In order to improve the monitoring and logging features of the DUT during the 2<sup>nd</sup> test run and as a backup to the existing setup, it was decided to replicate into the FPGA the counters maintained in memory, and to be triggered by the test whenever the corresponding internal counter was incremented. Three counters along with the necessary logic were implemented inside the FPGA. The first two have been used for counting the memory corrected and uncorrected errors, whereas the third one has been used to count the number of arithmetic errors. Additionally, it was decided to store the memory address where the last event occurred in a register and display it on the LCD along with the counters, as mentioned in section 4.4.2.

A watchdog timer in the FPGA that upon expiration would reset the uC was also under consideration for implementation. The watchdog would be reset at regular time intervals by the test software. Given the time restrictions this feature was not implemented. All the additional HW was developed during day-2.



## 5 Test Software Description

### 5.1 General Information

Two test applications were developed using KEIL  $\mu$ Vision3 v3.60 IDE. Both applications were implemented in assembly language due to the erroneous behavior when compiled directly from C code. Specifically, when the EDAC feature on internal memory is enabled, some variables -counters keeping track of detected errors- are affected and have their value inadvertently changed. This is obviously a case of memory access violation, most likely attributed to the pre-compiled libraries that are automatically linked into the executable.

## 5.2 Memory Test

### 5.2.1 Brief Description

The memory test initializes an array of 50 bytes in internal memory and another one of 50 bytes in XRAM. The value of each element in either array is its index itself. An interrupt routine for interrupt INMEMER is installed to count and correct detected errors. Both arrays are accessed sequentially in order to trigger the EDAC. Once all elements of both arrays have been accessed, the number of detected errors is sent through the UART and the test is repeated infinitely.

### 5.2.2 Detailed Description

The test sets-up parallel ports P1,P2 and P3 which are used for output with the exception of pins P3.0 and P3.1 that are reserved for the UART interface which is clocked at 9600 baud by Timer-2. Both EDAC and XRAM are enabled and then an array of 50 bytes in internal memory and another one of 50 bytes in XRAM are initialized, where the value of each element in either array is its index.

Four bytes are reserved in the internal memory to implement the two error detection counters (2 bytes each). These counters are incremented by an interrupt routine triggered by the interrupt INMEMER. The handler will increment one of the two counters depending on whether the error is flagged as recoverable or not and then it will reset register MPSTAT. If the error is recoverable, a pulse is created on P3.2 while P1 contains the address at which the error was detected. If the error is unrecoverable a pulse is created on P3.3. If the interrupt handler is invoked and MPSTAT indicates no error, the handler exits without affecting the counters or creating a pulse on the pins of P3.

The main loop of the application consists of sequentially accessing of all elements in both arrays followed by sending through the UART the values of the counters in hexadecimal and then incrementing P2 to indicate that the test is functioning as expected.

The total amount of exercised memory is 50 bytes of XRAM and 63 bytes of internal memory of which 4 bytes are used by the general purpose registers, 5 by the stack, 2 bytes each of the two counters and 50 bytes for the array. The size of the array in the internal memory could be increased, provided that sufficient space is reserved for the stack so that it doesn't grow into the EDAC. For the initial test-run it was decided to be set at a conservative 50 bytes.

For the source code of the test please see Appendix D. The complete project may be extracted from file seu\_mem\_only.zip.

## 5.3 Memory & Arithmetic Test

### 5.3.1 Brief Description

This test extends the memory test with the inclusion of 8-bit arithmetic operations such as addition, multiplication and increment. 128 bytes, instead of 50. For the arithmetic operations, the calculated

values are compared against the expected values, which are hard-coded into the test program. Detected errors are accumulated in a counter whose value is sent through the UART along with the values of the memory related counters.

#### 5.3.2 Detailed Description

The arithmetic test is focused on 8-bit integer arithmetic because it is directly supported by the hardware, whereas 16-bit, 32-bit or floating number arithmetic would require a software implementation of the arithmetic operators.

First we count from 0 up to 99 by incrementing a counter and comparing its value against the value of the accumulator, which has been loaded from code memory. The loop is controlled by another counter decremented to 0.

Then the addition procedure is checked by adding the values of two registers and comparing against a fixed value. The first register is initialized to 0x00 and the other to 0xFF. At each iterations the former is incremented whereas the later is decremented.

Finally, the multiplication is checked by calculating the squares of the first 20 number. At each iteration the same value is loaded in both A and B registers and the result of the multiplication is checked against hard-coded values stored in two arrays one for each register. In all cases, if the obtained value is not equal to the expected one, the error counter is incremented by one.

The total amount of exercised memory is 128bytes of XRAM and 62 bytes of Internal memory of which 4 bytes are used by the general purpose registers, 5 by the stack, 1 byte each of the three counters and 50 bytes for the array.

For the source code of the test please see Appendix E. The complete project may be extracted from file seu\_mem+math.zip.



# 6 Analysis Software Description

Due to the simplicity of the logging strategy, large log files are produced even for relatively small runs, thus requiring a parser to process the data. Since each test produces a unique output and in order to keep the application simple, two command line applications were built each one specific to a single test. The two applications have been compiled with gcc v4.1.2 on CentOS 5.

The source code (in C) of the two parsers and the logs are supplied in separate files under the following names (Table 6.1):

| Parser     | Log File               | Description |
|------------|------------------------|-------------|
| memonly.c  | monday_12_01_2009.txt  | First run   |
| mem_math.c | tuesday_13_01_2009.txt | Second run  |

Table 6.1: Log files and associated parser application.

## 6.1 memonly

This application is for parsing the log files produced by the 'Memory' test. It accepts as input the name of the log file and outputs a file named after the log-file and extended with the string "-results.txt".

The application processes the log-file a line at a time. From each line we extract the value of the recoverable and unrecoverable error counters. If the counter changes value, the line number is used to estimate the time that the event took place. Both line number and timestamp along with the counters are recorded. If a counter is decremented, it is considered as an upset. Lines that do not match the expected format are ignored and are reported as anomalies into the output file.

## 6.2 mem\_math

This application is for parsing the log files produced by the 'Memory & Arithmetic Test" and is similar in operation to the memonly application. It accepts as input the name of the log file and outputs a file named after the log-file and extended with the string "-results.txt". It will also produce a file with the extension "-anomalies.txt" containing only the timestamps of occurred anomalies and a file with the extension "-seu.txt" containing only timestamps and the value of counters in a simplified form. These two files are meant to be used for chart plotting thus they are devoid of any formatting unlike the results file.

The application processes the log-file a line at a time. From each line we extract the value of the recoverable, unrecoverable and arithmetic error counters. If a counter changes value the line number is used to estimated the time the event took place. Both line number and timestamp along with the counters are recorded. If a counter is decremented, is considered as an upset. Lines that do not match the expected format are ignored and are reported as anomalies into the output file.

In order to guard against false upsets, the application also accepts an optional parameter indicating the bit-flip threshold below which a negative value change is ignored, provided that the low value appears right after the high value. If the parameter is not supplied the threshold is assumed to be 0, i.e. every change is recorded.



The value of the threshold is used in the naming of the output files by prefixing the file-type identification strings. For a log file named "tuesday\_13\_01\_2009.txt" the following output is produced (Table 6.2) :

| File Type | Threshold = 0 (Default)            | Threshold = 1                      |
|-----------|------------------------------------|------------------------------------|
| results   | tuesday_13_01_2009-0-results.txt   | tuesday_13_01_2009-1-results.txt   |
| anomalies | tuesday_13_01_2009-0-anomalies.txt | tuesday_13_01_2009-1-anomalies.txt |
| seu       | tuesday_13_01_2009-0-seu.txt       | tuesday_13_01_2009-1-seu.txt       |

Table 6.2: Example of output files.



# 7 Radiation procedure with SEU monitoring

The total duration of the Cf-252 radiation campaign was three days:

- Day-1: Monday, 12<sup>th</sup> of January 2009
- Day-2: Tuesday, 13<sup>th</sup> of January 2009
- Day-3: Wednesday,14<sup>th</sup> of January 2009

During that period two overnight SEU radiation runs (test runs) were performed and the results of each test were logged onto separate files on the host PC via the HyperTerminal application. The following table summarizes the information regarding each test run.

|                     | Date/time<br>started       | Date/time<br>terminated    | Total<br>duration            | Test program             | Analysis<br>program |
|---------------------|----------------------------|----------------------------|------------------------------|--------------------------|---------------------|
| 1 <sup>st</sup> RUN | Day-1/14:00 <sup>(1)</sup> | Day-2/09:15 <sup>(1)</sup> | 19h 15m <sup>(2)</sup> (12h) | Memory Test              | memonly             |
| 2 <sup>nd</sup> RUN | Day-2/19:25                | Day-3/14:56                | 19h 31m                      | Memory & arithmetic test | mem_math            |

Table 7.1: Durations and test/analysis software for each run.

More details regarding each test run are presented in the following sections.

#### Notes:

- 1. The indicated time figures correspond to the start-stop times of the uC.
- 2. The time duration is referring to the <u>total</u> duration of the particular test run. It should be noted that the time duration of the uC producing legible data was approximately 12h (see §8.4.1).

### 7.1 1<sup>st</sup> run

The first test initiated on day-1 at 14:00 (power-up) and terminated on day-2 at 09:15 (power-down). The first test involved testing the EDAC capability with respect to the internal memory (imem) and XRAM using the 'Memory Test' software ( $\S$ 5.2). Using the 'memonly' application ( $\S$ 6.1), the analyzed data were sent over the UART interface to the external application (HyperTerminal) for logging into a file.

On day-2, 08:50 it was discovered that the HyperTerminal had stopped receiving data, although the uC was still transmitting. Transmission was confirmed by monitoring the RS-232 traffic through another application. This application showed that the uC was producing a repetitive pattern of characters, though carrying no resemblance to the output format coded in the test software.

Based on the size of the log-file it was estimated that HyperTerminal had ceased logging early in the morning of day-2. This estimate was later confirmed by the log-file analysis (see §8.4.1).

Given time restrictions, it was decided the next test run to be focused on running a single test for a long enough period to collect sufficient statistical data, rather than attempt to exercise many features by running multiple tests. In order to improve the logging capability of the test setup, it was decided to



add some extra logging features into the FPGA, as described in § 4.6.

## 7.2 2<sup>nd</sup> run

The belljar was opened, the onboard flash memory was removed, reprogrammed and replaced inside the socket on the motherboard.

The second test initiated on day-2 at 19:25 and terminated on day-3 at 14:56, about 19.5 hours. The second test involved testing the EDAC capability with respect to the internal memory (imem) and XRAM plus arithmetic operations in 8bit arithmetic using the 'Memory & Arithmetic Test' software (§5.3). Using the 'mem\_math' application (§6.2), the results of program execution were delivered into a PC via the RS-232 port and logged in a new file.

At 09:50 local time it was observed that the internal counter was reset to 0 whereas the counter on the FPGA indicated 36 errors.

Since the test carried-on, it was assumed that the instruction sequence had been altered by jumping back at some point before the reset of the counters, either because the PC, or the instruction fetch or instruction decode unit had been affected. It is unlikely for the uC to have been reset because the start message sent at the beginning of the test was not found in the log-file around the time the event took place.

## 7.3 ISD S.A. Responsibilities

ISD S.A. was responsible for supplying the test board, compatible cables to interface with the CASE system (test harness), power supplies and the monitoring, programming and logging equipment for the experiments. ISD S.A was also responsible for assembling and mounting up the equipment and for performing the actual testing and log the results.

## 7.4 **ESTEC CASE responsibilities**

A qualified operator from ESTEC handled the radioactive material, sealed the vacuum chamber by placing both the belljar and the implosion guard above the baseplate and started the vacuum pump. After each radiation run had been terminated, he restored the atmospheric pressure inside the chamber by releasing the valve, removed the belljar-implosion guard and placed the radioactive source in a safe location.



## 8 Test Results

Because of the various uncertainties in the basic activity, thickness of the gold layer over the radiation source, the distance and penetration depth to the DUT, ESA-ESTEC recommends that a flat uncertainty of  $\pm 42\%$  to be applied to the SEU rate results obtained from the CASE facility [8]. This means that we cannot expect to know the source activity to better than 42%.

In every case, it should be noted that the CASE facility can be considered as a pre-test for a Heavy lon radiation campaign, as the results obtained here exhibit a significant uncertainty.

### 8.1 Summary of test results

In both test runs only corrected errors have been detected (i.e. less than three bit-flips) and no other errors have been indicated by either the FPGA or internal counters. Given the test conditions (vacuum, radiation source) and DUT technology (0.5um), the number and type of detected errors can be considered as both logical and expected.

The two interrupts on software's normal execution (crashes on both test runs) may be assumed to be SEU events in flip-flops due to irradiation, as only a subset of the flip-flops is SEU hardened.

|  | 1 <sup>st</sup> RUN   | 2 <sup>nd</sup> RUN   |
|--|-----------------------|-----------------------|
| Total duration (t)                                 | 12h                   | 19h 31m               |
| Corrected RAM errors (e)                           | 7                     | 42                    |
| Uncorrected RAM errors                             | 0                     | 0                     |
| Possible flip-flop SEU<br>events                   | 1                     | 1                     |
| Upset rate er (upsets/ sec)                        | 1.62x10 <sup>-4</sup> | 5.98x10 <sup>-4</sup> |
| Test cross-section X (cm <sup>2</sup> )            | 3.90x10⁻ <sup>6</sup> | 1.43x10⁻⁵             |
| Cross-section per bit $X_b$ (cm <sup>2</sup> /bit) | 4.31x10 <sup>-9</sup> | 9.40x10 <sup>-9</sup> |

The test results for each radiation run are summarized in Table 8.1:

Table 8.1: Summary of test results.

### 8.2 Upset rate

This section presents the upset rate (error rate) calculations in upsets/sec for both test runs.

#### 8.2.1 1<sup>st</sup> Run

The duration of the run (as described in chapter 7) is about 12h.

The test duration ( $t_1$ ) expressed in seconds is:  $t_1 = 12 * 3600 \text{ sec} = 43,200 \text{ sec}$ 

Since there were no uncorrected RAM errors detected, the calculation takes into account the number of corrected errors. The total number of corrected RAM errors (upsets) e during the run was seven  $(e_1 = 7)$  (Table 8.1).

The upset rate  $(e_{r1})$  is calculated by dividing the total number of upsets with the test duration , as shown in (1)

$$e_{r1} = \frac{e_1}{t_1} = \frac{7upsets}{43,200 \,\text{sec}} = 1.62 \times 10^{-4} upsets / \text{sec}$$
 (1)

#### 8.2.2 2<sup>nd</sup> Run

The duration of the run (as described in chapter 7) is about 19.5h.

The test duration ( $t_2$ ) in seconds is:  $t_2 = 19.5 * 3600 \text{ sec} = 70,200 \text{ sec}$ 

The total number of corrected RAM errors during the run was forty two ( $e_2 = 42$ ) (Table 8.1).

The upset rate  $(e_{r2})$  is calculated by dividing the total number of upsets with the test duration , as shown in (2)

$$e_{r2} = \frac{e_2}{t_2} = \frac{42upsets}{70,200 \,\text{sec}} = 5.98 \times 10^{-4} upsets / \text{sec}$$
 (2)

## 8.3 Cross-section

This section presents the cross-section calculations (in cm<sup>2</sup>) for both test runs.

### 8.3.1 Test cross-section

The cross-section (X-section) is defined as the upset rate (e<sub>r</sub>) divided by the flux ( $\Phi$ ) of the radiation source.

The flux, among others, depends on the age of the radiation source [8]. As reported by ESA-ESTEC, the Cf-252 source used in both tests had a flux  $\Phi$  of about 2500 particles/(cm<sup>2</sup> \* min) - which is equivalent to 41.6 particles/(cm<sup>2</sup> \* sec) - at a distance d of about 10mm between the source and the DUT die surface. Because d = 10mm during the tests, we can use the above flux figure in the calculations.

The X-section  $X_1$  for the 1<sup>st</sup> run is calculated below (3):

$$X_{1} = \frac{e_{r1}}{\Phi} = \frac{1.62 \times 10^{-4} upsets / sec}{41.6 particles / (cm^{2} \cdot sec)} = 3.90 \times 10^{-6} cm^{2}$$
(3)

 $X_1$  is the X-section of the DUT, exercised with the memory test program (see §5.2).

The X-section  $X_2$  for the 2<sup>nd</sup> run is calculated below (4):

$$X_{2} = \frac{e_{r2}}{\Phi} = \frac{5.98 \times 10^{-4} upsets / sec}{41.6 particles / (cm^{2} \cdot sec)} = 1.43 \times 10^{-5} cm^{2} \quad (4)$$

X<sub>2</sub> is the X-section of the DUT, exercised with the memory and arithmetic test program (see §5.3).

### 8.3.2 Cross-section per bit

The X-section per bit  $X_b$  for a particular test is defined as the test X-section (X) divided by the total number of bits n covered during that test.

The 1<sup>st</sup> run was performed using the memory test software which covers 63 bytes in internal memory plus 50 bytes in the XRAM. Thus the total number of bytes is 63+50=113 bytes = 904 bits =  $n_1$ .

The X-section per bit  $X_{b1}$  for the 1<sup>st</sup> run is calculated below (5):

$$X_{b1} = \frac{X_1}{n_1} = \frac{3.90 \times 10^{-6} \, cm^2}{904 bits} = 4.31 \times 10^{-9} \, cm^2 \, / \, bit \quad (5)$$

The  $2^{nd}$  run was performed using the memory plus arithmetic test software which covers 62 bytes in internal memory plus 128 bytes in the XRAM. Thus the total number of bytes is 62+128=190bytes = 1520bits =  $n_2$ .

The X-section per bit  $X_{b2}$  for the 2<sup>nd</sup> run is calculated below (6):

$$X_{b2} = \frac{X_2}{n_2} = \frac{1.43 \times 10^{-5} cm^2}{1520 bits} = 9.40 \times 10^{-9} cm^2 / bit \quad (6)$$

#### 8.3.3 Comparison with ASIC vendor-provided cross-sections

In [7], Atmel specifies the saturated cross-section of the MG2RT technology as  $3 \times 10^{-7}$  cm<sup>2</sup>/bit. This means that our experimental cross-sections are about 30 - 70 times lower than values provided by Atmel. The exact reasons could not be determined, but the following issues possibly contribute to the discrepancy:

- There is an uncertainty (factor 2) on the true activity of the Californium source which depends on the age of the source.
- With an average LET of Cf-252 of 43 MeV \*cm<sup>2</sup> / mg, we do not fully reach the saturated cross-section (value of the horizontal asymptotic in the figure below). Experimental cross-sections observed during testing are lower than the saturated cross-sections obtained specified in the vendor documents. In addition, cross-sections obtained with Cf-252 are always a bit lower than cross-sections obtained in cyclotron heavy ion test. A possible reason for this is the insufficient penetration depth of the Cf-252 fission products. These effects can cumulate to a discrepancy of 30-40%.
- The distance between source and die could not be exactly measured. Increasing from 1 cm to 1.4 cm reduces the flux at the die surface by a factor of 2.
- Atmel figures are specified at Vcc = 4.5V. At 5V in our cases, the cross-section is reduced.





Figure 8.1: Cross-section per bit vs LET (Atmel)

## 8.4 Detailed test results

### 8.4.1 1<sup>st</sup> Run – Memory Test

The following is an extract of the results file produced by application memonly when passed the log file produced by the memory test on Monday 12/01/2009 (Day-1). The effective duration of the test, within valid output data were collected, was about 12h (11h 48min).

| Log filename: monday<br>Number of Lines: 180094<br>Estimating: 23.6 se<br>Test Duration (hh:mm:ss): 11:48:2  | 201_2009<br>9<br>ec / 1000 iter<br>22 |
|--|---------------------------------------|
| Recoverable Errors: 7<br>Un-Recoverable Errors: 0<br>Number of Upsets: 0<br>Number of anomalies: 236   |                                       |
| 83823 (00:32:58), R=1 U=0<br>181053 (01:11:12), R=2 U=0<br>193245 (01:16:00), R=3 U=0<br>505782 (03:18:56), R=4 U=0<br>1166537 (07:38:50), R=5 U=0<br>1174788 (07:42:04), R=6 U=0<br>1622572 (10:38:12), R=7 U=0 |                                       |





Figure 8.2 - Errors Running Total for Memory-Test



Figure 8.3: - Errors per time interval for Memory-Test (time interval = 1hour).

#### 8.4.2 2<sup>nd</sup> Run – Memory & Arithmetic Test

The following is an extract of the results file produced by application mem\_math when passed the log file produced by the memory & arithmetic test on Tuesday 13/01/2009 (Day-2). The arrows on the right-hand side indicate the negative value changes after the elimination of single-bit-flip changes in consecutive lines.

Note that the remaining upsets are all single-bit-flips furthermore all bit-flips occurred at the second bit of the first ASCII character representing the value of the recoverable counter. Thus it is safe to ignore them when plotting charts (Figure 8.4 & Figure 8.5).

The number of errors indicated in first part of the report, reflects the last legible counter values extracted from the log-file. These are not necessary the total number of errors (hence the second and more detailed part of the report) since that would require a more advanced parser.

The number of upsets represents the negative transitions that have been detected, however not all marked because some might have been ignored depending on the threshold value. This information is presented at the end of the report.

|        | Log :<br>Number (                  | filena<br>of Lin | ame: f     | tuesd<br>21246 | ay_13_<br>52 | _01_2009  |
|--------|------------------------------------|------------------|------------|----------------|--------------|-----------|
| Test I | Duration (hl                       | n:mm:            | ss): 1     | 19:32          | :05          | 1000 Iter |
|        | Recoverable                        | e Erro           | ors: 1     | <br>10         |              |           |
| Un-    | -Recoverable                       | e Erro           | ors: (     | C              |              |           |
|        | Arithmetic                         | c Erro           | ors: (     | )<br>          |              |           |
|        | Number o:                          | f Upse           | ets: 1     | 17             |              |           |
| r<br>  | Number of an                       | nomal:           | 1es: 4     | 41<br>         |              |           |
| 1      | (00:00:00)                         | ->               | STAR       | Г              |              |           |
| 2      | (00:00:00)                         | ->               | R=1        | U=0            | M=0          |           |
| 218    | (00:00:07)                         | ->               | STAR       | Г              |              |           |
| 32830  | (00:18:06)                         | ->               | R=1        | U=0            | M=0          |           |
| 81195  | (00:44:47)                         | ->               | R=2        | U=0            | M=0          |           |
| 117040 | (01:04:34)                         | ->               | R=22       | U=0            | M=0          |           |
| 127538 | (01:10:21)                         | ->               | R=2        | U=0            | M=0          | <<<       |
| 171221 | (01:34:27)                         | ->               | R=3        | U=0            | M=0          |           |
| 180269 | (01:39:26)                         | ->               | R=4        | U=0            | M=0          |           |
| 217002 | (01:59:42)                         | ->               | R=24       | U=0            | M=0          |           |
| 227495 | (02:05:30)                         | ->               | R=4        | U=0            | M=0          | <<<       |
| 265/1/ | (02:26:35)                         | ->               | R=5        | U=0            | M=0          |           |
| 2/4032 | (02:31:30)                         | ->               | R=0<br>D-7 | U = 0          | M=0          |           |
| 312439 | (02:52:21)<br>$(03\cdot11\cdot58)$ | ->               | R-/<br>D-9 | 0 = 0          | M-0          |           |
| 102899 | (03.11.30)<br>(03.42.15)           | _>               | R=28       | 0=0            | M=0<br>M=0   |           |
| 402099 | (03.42.15)<br>(03.42.45)           | ->               | R=8        | U=0            | M=0          |           |
| 437946 | (03.42.45)<br>(04.01.36)           | ->               | R=28       | U=0            | M=0          |           |
| 474216 | (04:21:36)                         | ->               | R=8        | U=0            | M=0          | <<<       |
| 514238 | (04:43:41)                         | ->               | R=9        | U=0            | M=0          |           |
| 528607 | (04:51:36)                         | ->               | R=A        | U=0            | M=0          |           |
| 549054 | (05:02:53)                         | ->               | R=B        | U=0            | M=0          |           |
| 564656 | (05:11:30)                         | ->               | R=2B       | U=0            | M=0          |           |
| 568020 | (05:13:21)                         | ->               | R=B        | U=0            | M=0          | <<<       |
| 629263 | (05:47:08)                         | ->               | R=C        | U=0            | M=0          |           |
| 683495 | (06:17:03)                         | ->               | R=D        | U=0            | M=0          |           |

| 728499<br>783915<br>784655<br>843583<br>873492      | (06:41:53)<br>(07:12:27)<br>(07:12:52)<br>(07:45:22)<br>(08:01:52) | -><br>-><br>-><br>-> | R=E<br>R=F<br>R=10<br>R=30<br>R=31   | U=0<br>U=0<br>U=0<br>U=0<br>U=0 | M=0<br>M=0<br>M=0<br>M=0<br>M=0 |     |  |
|---|--|----------------------|--------------------------------------|---------------------------------|---------------------------------|-----|--|
| 908260<br>915522<br>924409<br>937872<br>968757      | (08:21:03)<br>(08:25:03)<br>(08:29:57)<br>(08:37:23)<br>(08:54-25) | -><br>-><br>-><br>-> | R=32<br>R=12<br>R=13<br>R=14<br>R=15 | U=0<br>U=0<br>U=0<br>U=0<br>U=0 | M=0<br>M=0<br>M=0<br>M=0        | <<< |  |
| 1006154<br>1024008<br>1044899<br>1053067            | (09:15:03)<br>(09:24:54)<br>(09:36:26)<br>(09:40:56)               | -><br>-><br>-><br>-> | R=16<br>R=17<br>R=18<br>R=38         | U=0<br>U=0<br>U=0<br>U=0        | M=0<br>M=0<br>M=0<br>M=0        |     |  |
| 1072101<br>1120464<br>1126973<br>1187655            | (09:51:26)<br>(10:18:07)<br>(10:21:42)<br>(10:55:11)               | -><br>-><br>->       | R=39<br>R=3A<br>R=3B<br>R=3C         | U=0<br>U=0<br>U=0<br>U=0        | M=0<br>M=0<br>M=0<br>M=0        |     |  |
| 1217234<br>1234175<br>1375923<br>1497509<br>1503643 | (11:11:30)<br>(11:20:51)<br>(12:39:03)<br>(13:46:07)<br>(13:49:30) | -><br>-><br>-><br>-> | R=1C<br>R=1D<br>R=1E<br>R=1F<br>R=20 | U=0<br>U=0<br>U=0<br>U=0        | M=0<br>M=0<br>M=0<br>M=0        | <<< |  |
| 1530344<br>1581565<br>1652205<br>1677698            | (14:04:14)<br>(14:32:29)<br>(15:11:27)<br>(15:25:31)               | -><br>-><br>->       | R=0<br>R=1<br>R=21<br>R=1            | U=0<br>U=0<br>U=0<br>U=0        | M=0<br>M=0<br>M=0<br>M=0        | <<< |  |
| 1769761<br>1826936<br>1858032<br>1907980            | <pre>(16:16:19)<br/>(16:47:51)<br/>(17:05:00)<br/>(17:32:34)</pre> | -><br>-><br>-><br>-> | R=2<br>R=3<br>R=4<br>R=5             | U=0<br>U=0<br>U=0<br>U=0        | M=0<br>M=0<br>M=0<br>M=0        |     |  |
| 1922822<br>1936408<br>1936884<br>1959346            | (17:40:45)<br>(17:48:15)<br>(17:48:30)<br>(18:00:54)               | -><br>-><br>-><br>-> | R=6<br>R=7<br>R=8<br>R=28            | U=0<br>U=0<br>U=0<br>U=0        | M=0<br>M=0<br>M=0<br>M=0        |     |  |
| 1980433<br>2016911<br>2116312                       | (18:12:32)<br>(18:32:39)<br>(19:27:29)                             | -><br>-><br>->       | R=8<br>R=9<br>R=A                    | U=0<br>U=0<br>U=0               | M=0<br>M=0<br>M=0               |     |  |
| Max flip  | ped bits pe<br>Ignore  | er by<br>ed SEI      | te: 1<br>Us: 7                       |                                 |                                 |     |  |

\_\_\_\_\_





Figure 8.4 - Detected errors running total for the Memory & Arithmetic test



Figure 8.5: - Detected errors per time interval for the Memory & Arithmetic test (time interval = 1hour).

# 9 Conclusions

The purpose of this experiment was to make a first assessment of the radiation endurance of the 80S32 device. Considering the limited duration of the experiments, the lack of adequate statistics and the uncertainty of the radiation source, we come to the conclusion that both trials give similar results in terms of cross section per bit. The obtained cross-section of correctable errors is one to two orders of magnitude below figures reported by Atmel [7]. The exact reasons for this discrepancy could not be fully explained. The rate of uncorrectable memory errors and of unexplained test program crashes which could possibly indicate SEU errors in flip-flops is even far below the correctable error rate. In summary, the results indicate a very good radiation robustness of the 80S32.

## 9.1 Suggestions for future developments

A future version of the test software should strive to maximize the SW cross-section by exercising as many SEU sensitive bits as possible. Currently we use 50% of the available memory. To reach 100% utilization would require careful study of the dynamic behavior of the S/W since the memory is shared with the stack and one should be careful not to let it grow into the EDAC region. The current test s/w could be modified to achieve a higher utilization by increasing the size of the array stored in the internal memory.

To improve the robustness of the test strategy, all error counting and logging should be performed outside the DUT. Otherwise, the counters themselves could be affected, thus presenting us with erroneous data. Furthermore, in the case of a latch-up or other severe event, all data would be lost.

The first test (mem\_only) relied exclusively on internal counters to record the errors, though it passed this information at regular intervals to an external application. The second test (mem\_math) has been modified to support external logging along with the internal counters. A future version could dispense with the internal counters and rely on the FPGA for logging the number of errors along with their temporal and spatial data.

To further increase the robustness of the test strategy a watchdog could be implemented, allowing automatic reboot of the DUT. Such a feature would ensure optimal use of the available test-time without the presence of human operator. Had this feature being available during the first test-run we would have been able to recover from the SEU that caused the abrupt termination of logging.

Given the amount of time it is required for the vacuum in the radiation-chamber to reach the appropriate level, it would have been more practical if the test software of could be changed without opening the chamber. Although the uC features an In-System-Programming capability, this could not be used since it requires the use of the USART interface which has proven to be problematic. In a future setup, an external boot-loader stored in the FLASH could be used to download the application in the RAM and then set the uC in the "RAM Execution Mode".

# **10 APPENDIX A – Test component photographs**

![](_page_33_Picture_3.jpeg)

Figure 10.1: 80S32 DUT lidded and top marking

![](_page_33_Figure_5.jpeg)

Figure 10.2: 80S32 DUT de-lidded showing the exposed die inside the cavity.

![](_page_34_Picture_2.jpeg)

Figure 10.3: 80S32 DUT inside the socket of the test board

![](_page_34_Picture_4.jpeg)

# **11 APPENDIX B – Test setup photographs**

![](_page_35_Picture_3.jpeg)

Figure 11.1: Test board inside the chamber. Belljar and implosion guard in place.

![](_page_35_Picture_5.jpeg)

Figure 11.2: Cable details showing the vacuum release valve (yellow knob)

![](_page_35_Picture_7.jpeg)

![](_page_36_Picture_2.jpeg)

Figure 11.3: Test board on the baseplate. Source holder not in place.

![](_page_36_Picture_4.jpeg)

Figure 11.4: Details of the test board showing the rubber feet and the IDC connectors.

![](_page_36_Picture_6.jpeg)

![](_page_37_Picture_2.jpeg)

Figure 11.5: General arrangement of the test setup

![](_page_37_Picture_4.jpeg)

# 12 **APPENDIX C** – Details of all radiation runs

## 12.1 1<sup>st</sup> Run – Memory Test

| Line    | Time     | Corrected errors | Uncorrected errors |
|---------|----------|------------------|--------------------|
| 83823   | 00:32:58 | 1                | 0                  |
| 181053  | 01:11:12 | 2                | 0                  |
| 193245  | 01:16:00 | 3                | 0                  |
| 505782  | 03:18:56 | 4                | 0                  |
| 1166537 | 07:38:50 | 5                | 0                  |
| 1174788 | 07:42:04 | 6                | 0                  |
| 1622572 | 10:38:12 | 7                | 0                  |

# 12.2 2<sup>nd</sup> Run – Memory & Arithmetic Test

Ignore single bit-flips in successive entries.

| Line   | Time       |    | Corrected<br>errors (Hex) | Uncorrected<br>errors | Arithmetic Errors |
|--------|------------|----|---------------------------|-----------------------|-------------------|
| 32830  | (00:18:06) | -> | R=1                       | U=0                   | M=0               |
| 81195  | (00:44:47) | -> | R=2                       | U=0                   | M=0               |
| 117040 | (01:04:34) | -> | R=22                      | U=0                   | M=0               |
| 127538 | (01:10:21) | -> | R=2                       | U=0                   | M=0               |
| 171221 | (01:34:27) | -> | R=3                       | U=0                   | M=0               |
| 180269 | (01:39:26) | -> | R=4                       | U=0                   | M=0               |
| 217002 | (01:59:42) | -> | R=24                      | U=0                   | M=0               |
| 227495 | (02:05:30) | -> | R=4                       | U=0                   | M=0               |
| 265717 | (02:26:35) | -> | R=5                       | U=0                   | M=0               |
| 274632 | (02:31:30) | -> | R=6                       | U=0                   | M=0               |
| 312439 | (02:52:21) | -> | R=7                       | U=0                   | M=0               |
| 348005 | (03:11:58) | -> | R=8                       | U=0                   | M=0               |
| 402899 | (03:42:15) | -> | R=28                      | U=0                   | M=0               |
| 403793 | (03:42:45) | -> | R=8                       | U=0                   | M=0               |
| 437946 | (04:01:36) | -> | R=28                      | U=0                   | M=0               |
| 474216 | (04:21:36) | -> | R=8                       | U=0                   | M=0               |
| 514238 | (04:43:41) | -> | R=9                       | U=0                   | M=0               |
| 528607 | (04:51:36) | -> | R=A                       | U=0                   | M=0               |
| 549054 | (05:02:53) | -> | R=B                       | U=0                   | M=0               |
| 564656 | (05:11:30) | -> | R=2B                      | U=0                   | M=0               |
| 568020 | (05:13:21) | -> | R=B                       | U=0                   | M=0               |
| 629263 | (05:47:08) | -> | R=C                       | U=0                   | M=0               |
| 683495 | (06:17:03) | -> | R=D                       | U=0                   | M=0               |
| 728499 | (06:41:53) | -> | R=E                       | U=0                   | M=0               |
| 783915 | (07:12:27) | -> | R=F                       | U=0                   | M=0               |

![](_page_38_Picture_7.jpeg)

| 784655  | (07:12:52) | -> | R=10 | U=0 | M=0 |
|---------|------------|----|------|-----|-----|
| 843583  | (07:45:22) | -> | R=30 | U=0 | M=0 |
| 873492  | (08:01:52) | -> | R=31 | U=0 | M=0 |
| 908260  | (08:21:03) | -> | R=32 | U=0 | M=0 |
| 915522  | (08:25:03) | -> | R=12 | U=0 | M=0 |
| 924409  | (08:29:57) | -> | R=13 | U=0 | M=0 |
| 937872  | (08:37:23) | -> | R=14 | U=0 | M=0 |
| 968757  | (08:54:25) | -> | R=15 | U=0 | M=0 |
| 1006154 | (09:15:03) | -> | R=16 | U=0 | M=0 |
| 1024008 | (09:24:54) | -> | R=17 | U=0 | M=0 |
| 1044899 | (09:36:26) | -> | R=18 | U=0 | M=0 |
| 1053067 | (09:40:56) | -> | R=38 | U=0 | M=0 |
| 1072101 | (09:51:26) | -> | R=39 | U=0 | M=0 |
| 1120464 | (10:18:07) | -> | R=3A | U=0 | M=0 |
| 1126973 | (10:21:42) | -> | R=3B | U=0 | M=0 |
| 1187655 | (10:55:11) | -> | R=3C | U=0 | M=0 |
| 1217234 | (11:11:30) | -> | R=1C | U=0 | M=0 |
| 1234175 | (11:20:51) | -> | R=1D | U=0 | M=0 |
| 1375923 | (12:39:03) | -> | R=1E | U=0 | M=0 |
| 1497509 | (13:46:07) | -> | R=1F | U=0 | M=0 |
| 1503643 | (13:49:30) | -> | R=20 | U=0 | M=0 |
| 1530344 | (14:04:14) | -> | R=0  | U=0 | M=0 |
| 1581565 | (14:32:29) | -> | R=1  | U=0 | M=0 |
| 1652205 | (15:11:27) | -> | R=21 | U=0 | M=0 |
| 1677698 | (15:25:31) | -> | R=1  | U=0 | M=0 |
| 1769761 | (16:16:19) | -> | R=2  | U=0 | M=0 |
| 1826936 | (16:47:51) | -> | R=3  | U=0 | M=0 |
| 1858032 | (17:05:00) | -> | R=4  | U=0 | M=0 |
| 1907980 | (17:32:34) | -> | R=5  | U=0 | M=0 |
| 1922822 | (17:40:45) | -> | R=6  | U=0 | M=0 |
| 1936408 | (17:48:15) | -> | R=7  | U=0 | M=0 |
| 1936884 | (17:48:30) | -> | R=8  | U=0 | M=0 |
| 1959346 | (18:00:54) | -> | R=28 | U=0 | M=0 |
| 1980433 | (18:12:32) | -> | R=8  | U=0 | M=0 |
| 2016911 | (18:32:39) | -> | R=9  | U=0 | M=0 |
| 2116312 | (19:27:29) | -> | R=A  | U=0 | M=0 |

#### Ignore & Correct single bit-flips in bit-5 of R counter

| Line   | Time     |    | Corrected<br>errors (Hex) | Uncorrected<br>errors | Arithmetic Errors |
|--------|----------|----|---------------------------|-----------------------|-------------------|
| 32830  | 00:18:06 | -> | 1                         | 0                     | 0                 |
| 81195  | 00:44:47 | -> | 2                         | 0                     | 0                 |
| 171221 | 01:34:27 | -> | 3                         | 0                     | 0                 |
| 180269 | 01:39:26 | -> | 4                         | 0                     | 0                 |
| 265717 | 02:26:35 | -> | 5                         | 0                     | 0                 |
| 274632 | 02:31:30 | -> | 6                         | 0                     | 0                 |
| 312439 | 02:52:21 | -> | 7                         | 0                     | 0                 |
| 348005 | 03:11:58 | -> | 8                         | 0                     | 0                 |

| 514238  | 04:43:41 | -> | 9          | 0 | 0 |
|---------|----------|----|------------|---|---|
| 528607  | 04:51:36 | -> | A          | 0 | 0 |
| 549054  | 05:02:53 | -> | В          | 0 | 0 |
| 629263  | 05:47:08 | -> | С          | 0 | 0 |
| 683495  | 06:17:03 | -> | D          | 0 | 0 |
| 728499  | 06:41:53 | -> | E          | 0 | 0 |
| 783915  | 07:12:27 | -> | F          | 0 | 0 |
| 784655  | 07:12:52 | -> | 10         | 0 | 0 |
| 873492  | 08:01:52 | -> | <b>1</b> 1 | 0 | 0 |
| 908260  | 08:21:03 | -> | <b>1</b> 2 | 0 | 0 |
| 924409  | 08:29:57 | -> | 13         | 0 | 0 |
| 937872  | 08:37:23 | -> | 14         | 0 | 0 |
| 968757  | 08:54:25 | -> | 15         | 0 | 0 |
| 1006154 | 09:15:03 | -> | 16         | 0 | 0 |
| 1024008 | 09:24:54 | -> | 17         | 0 | 0 |
| 1044899 | 09:36:26 | -> | 18         | 0 | 0 |
| 1072101 | 09:51:26 | -> | <b>1</b> 9 | 0 | 0 |
| 1120464 | 10:18:07 | -> | <b>1</b> A | 0 | 0 |
| 1126973 | 10:21:42 | -> | <b>1</b> B | 0 | 0 |
| 1187655 | 10:55:11 | -> | <b>1</b> C | 0 | 0 |
| 1234175 | 11:20:51 | -> | 1D         | 0 | 0 |
| 1375923 | 12:39:03 | -> | 1E         | 0 | 0 |
| 1497509 | 13:46:07 | -> | 1F         | 0 | 0 |
| 1503643 | 13:49:30 | -> | 20         | 0 | 0 |
| 1530344 | 14:04:14 | -> | 0          | 0 | 0 |
| 1581565 | 14:32:29 | -> | 1          | 0 | 0 |
| 1769761 | 16:16:19 | -> | 2          | 0 | 0 |
| 1826936 | 16:47:51 | -> | 3          | 0 | 0 |
| 1858032 | 17:05:00 | -> | 4          | 0 | 0 |
| 1907980 | 17:32:34 | -> | 5          | 0 | 0 |
| 1922822 | 17:40:45 | -> | 6          | 0 | 0 |
| 1936408 | 17:48:15 | -> | 7          | 0 | 0 |
| 1936884 | 17:48:30 | -> | 8          | 0 | 0 |
| 2016911 | 18:32:39 | -> | 9          | 0 | 0 |
| 2116312 | 19:27:29 | -> | A          | 0 | 0 |

![](_page_40_Picture_2.jpeg)

# **13 APPENDIX D – Memory Test source code**

This Appendix includes the source code of the memory test program used during the 1<sup>st</sup> radiation run on Day-1.

NAME MAIN

| MPCON DATA  | 094H  |        |
|-------------|-------|--------|
| SX1BUFH     | DATA  | 0D5H   |
| SX2BUFH     | DATA  | 0DCH   |
| SX3BUFH     | DATA  | 0E5H   |
| T2 BIT      | 090H. | 0      |
| SX4BUFH     | DATA  | 0ECH   |
| FIFOCON     | DATA  | 0C7H   |
| SX1BUFL     | DATA  | 0D4H   |
| CSA0 BIT    | 080H. | 0      |
| SX2BUFL     | DATA  | 0DBH   |
| SX3BUFL     | DATA  | 0E4H   |
| SX4BUFL     | DATA  | 0EBH   |
| EXF2 BIT    | 0C8H. | 6      |
| WAITMEM     | DATA  | 0C3H   |
| TDIVCON     | DATA  | 0B1H   |
| INT4 BIT    | 0B0H. | 7      |
| CRCH DATA   | 0ABH  |        |
| RCAP2H      | DATA  | 0CBH   |
| T2EX BIT    | 090H. | 1      |
| CRCL DATA   | 0AAH  |        |
| RCAP2L      | DATA  | 0CAH   |
| C T2 BIT    | 0C8H. | 1      |
| RCLK BIT    | 0C8H. | 5      |
| TCLK BIT    | 0C8H. | 4      |
| PDERAD      | DATA  | 0A1H   |
| P20 BIT     | 0A0H. | 0      |
| P12 BIT     | 090H. | 2      |
| P21 BIT     | 0A0H. | 1      |
| P22 BIT     | 0A0H. | 2      |
| PGBANK      | DATA  | 085H   |
| P23 BIT     | 0A0H. | 3      |
| RX BIT 0B0H | 1.0   |        |
| TX BIT      | 0B0H. | 1      |
| P32 BIT     | 0B0H. | 2      |
| DTBANK      | DATA  | 084H   |
| P24 BIT     | 0A0H. | 4      |
| P33 BIT     | 0B0H. | 3      |
| P34 BIT     | 0B0H. | 4      |
| P16 BIT     | 090H. | 6      |
| TDIV DATA   | 0B2H  |        |
| P17 BIT     | 090H. | 7      |
| SX1CLK      | BIT   | 0A0H.7 |
| SX2CLK      | BIT   | 090H.5 |
| P36 BIT     | 0B0H. | 6      |
| TXCON1      | DATA  | 0BAH   |
| IXERAD      | DATA  | 09AH   |
| TXCON2      | DATA  | 0BBH   |
| TXCON3      | DATA  | 0BCH   |

![](_page_41_Picture_6.jpeg)

| SX1VAL     | RTT        | 0A0H 6  |
|------------|------------|---------|
| SYDVAL     |            |         |
|            |            |         |
| CP_RLZ     | BTI        | 0000.0  |
| EIZ BII    | 0A8H.      | 5       |
| IFZ BTI    | 0C8H.      | /       |
| TH2 DATA   | 0CDH       |         |
| TL2 DATA   | 0CCH       |         |
| SX1FREQH   | DATA       | 0D7H    |
| SX2FRE0H   | DATA       | 0DEH    |
| PT2 BTT    | 0B8H.      | 5       |
| SX3EREOH   | <b>ΔΤΔ</b> | 0F7H    |
| SX/FREOH   |            | 0654    |
|            | 0000       | 2       |
|            |            |         |
| SAIFREUL   |            | 0D0H    |
| SX2FREQL   | DATA       | ODDH    |
| EXTAD20    | BIT        | 080H.3  |
| SX3FREQL   | DATA       | 0E6H    |
| MPSTAT     | DATA       | 095H    |
| EXTAD21    | BIT        | 080H.2  |
| SX4FRE0L   | DATA       | 0EDH    |
| FXTAD22    | BTT        | 080H.1  |
| EXTRUS     | ΔΤΔ        | 085H    |
| EXTAD16    | BTT        | 080H 7  |
|            |            | 00011.7 |
| FUDIN DATA |            |         |
| EXTADI/    | BTI        | 080H.0  |
| PIDIR DATA | 0A5H       |         |
| SYSCON     | DATA       | 093H    |
| EXTAD18    | BIT        | 080H.5  |
| P1CON DATA | 0D8H       |         |
| P2DIR DATA | 0A6H       |         |
| EXTAD19    | BIT        | 080H.4  |
| P2CON DATA | 0E8H       |         |
| P3DTR DATA | 0A7H       |         |
| EXEN2 BIT  | 0C8H       | З       |
|            | 0C011.     | 5       |
|            |            |         |
| TZCUN DATA |            |         |
| IXEPI DATA | UACH       |         |
| IXEP2 DATA | OADH       |         |
| IXEP3 DATA | 0AEH       |         |
| SX1CON1    | DATA       | 0D2H    |
| SX2CON1    | DATA       | 0D9H    |
| SX1CON2    | DATA       | 0D3H    |
| CRCIN DATA | 0A9H       |         |
| SX3C0N1    | DATA       | 0E2H    |
| SX2CON2    | DATA       | 0DAH    |
| SX4CON1    | ΔΔΤΔ       | 0E0H    |
| SX3CON2    |            | 0621    |
|            |            |         |
|            |            |         |
|            | USOH       | -       |
| 2VINI RII  | UAUH.      | С<br>С  |
| SXZUI BII  | 090H.      | 3       |
| CSCON DATA | 09EH       |         |
| DPSEL DATA | 092H       |         |

| SEGMENT DATA  |
|---------------|
| SEGMENT DATA  |
| SEGMENT XDATA |
| SEGMENT CODE  |
|               |

segInterrupt SEGMENT CODE SEGMENT CODE segStrRec segStrUnRec SEGMENT CODE segStrNum SEGMENT CODE ;====== CONSTANTS ============= IMEMSIZE EQU 050D XRAMSIZE EOU 0128D ;====== ADDRESS 0x0000 ============ CSEG AT 00H JMP main CSEG AT 00043H LJMP imemInt ;====== Populate Segments ======= RSEG ?STACK DS 10 RSEG segStrRec rec\_string: DB 'r','e','c',':' RSEG segStrUnRec unrec\_string: DB ' ',' ','u','n','r','e','c',':' RSEG segStrNum '0','1','2','3','4','5','6','7','8','9','A','B','C','D','E','F' hex: DB RSEG segXData xcell: DS XRAMSIZE RSEG segData cell: DS IMEMSIZE rec\_cnt: DS 2 unrec\_cnt: DS 2 RSEG segInterrupt USING 0 imemInt: PUSH ACC PUSH PSW PUSH AR1 ;Check Internal Mem - Recoverable MOV A, MPSTAT ANL A,#03H CJNE A,#02H,xram SETB P32 MOV R1, IXERAD MOV A, @R1 MOV @R1, A P32 CLR ; increment error counter INC rec cnt+01H MOV A, rec cnt+01H

rec\_no\_overflow

rec\_cnt

JNZ

code

rec\_no\_overflow: JMP intend ;Check XRAM - Recoverable xram: MOV A, MPSTAT RR А RR А ANL A,#03H CJNE A,#02H,unrec SETB P32 R1, IXERAD MOV MOVX A, @R1 MOVX @R1, A CLR P32 ; increment error counter INC rec cnt+01H MOV A, rec cnt+01H JNZ rec\_no\_overflow b INC rec cnt rec\_no\_overflow\_b: JMP intend ;Check Internal Mem - Unrecoverable unrec: MOV A, MPSTAT CJNE A,#01H,intend SETB P33 NOP P33 CLR ; increment error counter unrec\_cnt+01H INC MOV A,unrec cnt+01H JNZ intend INC unrec\_cnt intend: MOV MPSTAT,#0FFH POP AR1 POP PSW POP ACC RETI RSEG segAppli USING 0 main: ;Initialise SP SP,#?STACK MOV ; Configure P1, P2 & P3 for output P1CON,#00H MOV MOV P1DIR,#0FFH MOV P2CON,#00H MOV P2DIR,#0FFH MOV P3CON,#03H

MOV P3DIR,#0FFH ; Init P2, it also helps to full the debugger due to P2 not being used ; for addressing in 80S32 as in Intel's 8052 P1,#00D MOV P2,#00D MOV P32 CLR CLR P33 CLR P34 ; Configure UART to use Timer-2 MOV SCON,#050H ; 0x52 MOV T2CON, #034H MOV RCAP2L,#0B8H MOV RCAP2H,#0FFH ;Enable Internal EDAC Interupt (High Priority) SETB EA MOV IXEP1,#03H ;Enable XRAM MOV SYSCON,#03H ;Enable EDAC for IntMem + XRAM MPCON,#0FH MOV ;Initialize internal memory A,#00D MOV MOV R2,#IMEMSIZE MOV R1,#cell init\_mem: MOV @R1, A INC А INC R1 DJNZ R2, init\_mem ;Initialize XRAM MOV A,#00D MOV R2,#XRAMSIZE MOV R0,#xcell init xram: MOVX @R0, A INC А INC R0 DJNZ R2, init xram ;Initialize error counters CLR А MOV rec cnt,A MOV rec\_cnt+01H,A MOV unrec\_cnt,A unrec\_cnt+01H,A MOV ;Check XRAM test: MOV R2,#050D

MOV R3,#00D MOV R0,#xcell check xram: MOVX A, @R0 XRL A, R3 INC R0 INC R3 DJNZ R2, check\_xram ;Check Internal memory MOV R2,#050D MOV R3,#00D MOV R0,#cell check imem: A, @R0 MOV XRL A, R3 R0 INC INC R3 DJNZ R2, check\_imem ; Print results CALL print rec CALL print unrec INC P2 ; we may monitor P2 through analyzer to confirm liveness manualy SETB P34 ; added after radiation test on Monday-12-01-2009 NOP ; for the purposes of timing the main-program loop P34 CLR ; with the aid of the FPGA JMP test ;Function print\_rec() print rec: MOV R3, #04D DPTR, #rec string MOV loop\_rec: CLR A MOVC A,@A+DPTR putchar CALL INC DPTR DJNZ R3, loop\_rec ; print high order nibble of MSB MOV A, rec\_cnt SWAP Α ANL A,#0FH MOV DPTR,#hex MOVC A,@A+DPTR putchar CALL ; print low order nibble of MSB MOV A, rec\_cnt ANI A,#0FH MOV DPTR,#hex MOVC A,@A+DPTR putchar CALL ; print high order nibble of LSB

MOV A, rec\_cnt+01H SWAP А ANL A,#0FH DPTR,#hex MOV MOVC A,@A+DPTR CALL putchar ; print low order nibble of LSB MOV A, rec cnt+01H A,#0FH ANL MOV DPTR,#hex MOVC A,@A+DPTR CALL putchar RET ;Function print\_unrec() print unrec: MOV R3, #08D MOV DPTR,#unrec\_string loop\_unrec: CLR А MOVC A,@A+DPTR CALL putchar DPTR INC DJNZ R3, loop\_unrec ; print high order nibble of MSB MOV A, unrec\_cnt SWAP А ANL A,#0FH DPTR,#hex MOV MOVC A,@A+DPTR putchar CALL ; print low order nibble of MSB MOV A, unrec cnt A,#0FH ANL MOV DPTR, #hex MOVC A,@A+DPTR CALL putchar ; print high order nibble of LSB MOV A, unrec cnt+01H SWAP Α ANL A,#0FH MOV DPTR,#hex MOVC A,@A+DPTR CALL putchar ; print low order nibble of LSB MOV A, unrec\_cnt+01H ANL A,#0FH MOV DPTR,#hex MOVC A,@A+DPTR CALL putchar MOV A,#0AH CALL putchar

MOV A,#0DH CALL putchar RET ; Funcftion putchar() putchar: MOV SBUF,A JNB TI, \$ CLR TI RET END

# 14 **APPENDIX E – Memory + Arithmetic source code**

This Appendix includes the source code of the memory plus arithmetic test program used during the  $2^{nd}$  radiation run on Day-2.

NAME MAIN

| MPCON DA | TA 094H |           |
|----------|---------|-----------|
| SX1BUFH  | DATA    | 0D5H      |
| SX2BUFH  | DATA    | 0DCH      |
| SX3BUFH  | DATA    | 0E5H      |
| T2 BI    | т 090Н  | .0        |
| SX4BUFH  | DATA    | 0ECH      |
| FIFOCON  | DATA    | 0C7H      |
| SX1BUFL  | DATA    | 0D4H      |
| CSA0 BI  | T 080H  | .0        |
| SX2BUFL  | DATA    | 0DBH      |
| SX3BUFL  | DATA    | 0E4H      |
| SX4BUFI  | DATA    | 0FBH      |
| FXF2 BT  | T 0C8H  | . 6       |
| WATTMEM  | ΠΔΤΔ    |           |
| TDTVCON  | DATA    | 0B1H      |
| TNT4 BT  | т өвөн  | 7         |
|          |         | • /       |
|          |         | ACBH      |
| T2FY BT  |         | 1         |
|          |         | • ±       |
|          |         |           |
| C TO DT  |         | 1 UCAII   |
|          |         | . 1       |
|          |         | . 5       |
|          |         | .4        |
|          |         | UAIN<br>0 |
| P20 BI   |         | .0        |
| PIZ BI   | T 090H  | . 2       |
| P21 BI   |         | .1        |
| P22 BI   | I OAOH  | . 2       |
| PGBANK   | DATA    | 085H      |
| P23 BI   | I 0A0H  | .3        |
| RX BIT   | 0B0H.0  | -         |
| TX BIT   | 0B0H    | .1        |
| P32 BI   | т овон  | .2        |
| DTBANK   | DATA    | 084H      |
| P24 BI   | T 0A0H  | . 4       |
| P33 BI   | т овон  | .3        |
| P34 BI   | т овон  | .4        |
| P35 BI   | T 0B0H  | .5        |
| P37 BI   | т овон  | .7        |
| P16 BI   | T 090H  | .6        |
| TDIV DA  | TA 0B2H |           |
| P17 BI   | T 090H  | .7        |
| SX1CLK   | BIT     | 0A0H.7    |
| SX2CLK   | BIT     | 090H.5    |
| P36 BI   | т овон  | .6        |
| TXCON1   | DATA    | 0BAH      |
| IXERAD   | DATA    | 09AH      |
| TXCON2   | DATA    | 0BBH      |
| TXCON3   | DATA    | 0BCH      |
|          | 2       |           |

| SX1VAL     | BIT      | 0A0H.6          |
|------------|----------|-----------------|
| SX2VAL     | BIT      | 090H.4          |
| CP RL2     | BIT      | 0C8H.0          |
| ET2 BIT    | 0A8H.    | 5               |
| TF2 BIT    | 0C8H.    | 7               |
| TH2 DATA   | 0CDH     |                 |
| TI 2 DATA  | 0CCH     |                 |
| SX1FRF0H   | ΠΔΤΔ     | 0D7H            |
| SX2FRE0H   | ΔΔΤΔ     | 0DFH            |
| PT2 RTT    | 0R8H     | 5               |
| SX3EREOH   | ΠΔΤΔ     | 0F7H            |
| SX4FRE0H   | ΔΑΤΑ     | 0E7H            |
| TR2 BTT    | 0C8H     | 2               |
| SX1FRE0I   | ο ε ο π. | _<br>0D6H       |
| SX2FREAL   |          |                 |
|            | BTT      |                 |
|            |          | 000011.J        |
| MDSTAT     |          | 0050            |
|            | BTT      | 080H 2          |
|            |          | 00011.2<br>0EDH |
|            | DATA     |                 |
|            |          |                 |
|            | DATA     |                 |
|            |          | 0001.7          |
| EVTAD17    |          | 0000 6          |
|            | DTI      | 0000.0          |
|            |          | 00011           |
| SYSCON     |          | 093H            |
|            | BTI      | 080H.5          |
| PICUN DATA | 0D8H     |                 |
| PZDIR DATA | 0A0H     | 00011 4         |
| EXTAD19    | BTI      | 080H.4          |
| P2CON DATA | 0E8H     |                 |
| P3DIR DATA | 0A/H     | 2               |
| EXENZ BII  | 0C8H.    | 3               |
| P3CON DATA | 0F8H     |                 |
| IZCON DATA | 0C8H     |                 |
| IXEPI DATA | 0ACH     |                 |
| IXEP2 DATA | OADH     |                 |
| IXEP3 DATA | 0AEH     |                 |
| SX1CON1    | DATA     | 0D2H            |
| SX2CON1    | DATA     | 0D9H            |
| SX1CON2    | DATA     | 0D3H            |
| CRCIN DATA | 0A9H     |                 |
| SX3CON1    | DATA     | 0E2H            |
| SX2C0N2    | DATA     | 0DAH            |
| SX4CON1    | DATA     | 0E9H            |
| SX3C0N2    | DATA     | 0E3H            |
| SX4C0N2    | DATA     | 0EAH            |
| EMCON DATA | 096H     |                 |
| SX1DT BIT  | 0A0H.    | 5               |
| SX2DT BIT  | 090H.    | 3               |
| CSCON DATA | 09EH     |                 |
| DPSEL DATA | 092H     |                 |

| ?STACK   | SEGMENT DATA  |
|----------|---------------|
| segData  | SEGMENT DATA  |
| segXData | SEGMENT XDATA |
| segAppli | SEGMENT CODE  |
|          |               |

segMath SEGMENT CODE segInterrupt SEGMENT CODE segStrings SEGMENT CODE SEGMENT CODE segArrays IMEMSIZE EQU 050D XRAMSIZE EOU 0128D ;====== ADDRESS 0x0000 ============ CSEG AT 00H JMP main CSEG AT 00043H LJMP imemInt ;====== Populate Segments ======= RSEG ?STACK DS 10 RSEG segStrings start string: DB 'start',0Ah,0Dh 'rec:' rec string: DB ' unrec:' unrec string: DB DB ' math:' math string: '0','1','2','3','4','5','6','7','8','9','A','B','C','D','E','F' hex: DB RSEG segArrays array\_a: DB 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31 ,32,33,34,35,36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49,50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74,75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89 0x0000,0x0001,0x0004,0x0009,0x0010,0x0019,0x0024,0x0031,0x0040,0x0051,0x0064,0x0079,0 x0090,0x00A9,0x00C4,0x00E1,0x0100,0x0121,0x0144,0x0169 a comp: DB 0h, 1h, 4h, 9h, 10h, 19h, 24h, 31h, 40h, 51h, 64h, 79h, 90h, 0A9h, 0C4h, 0E1h, 0h, 21h, 44h, 69h b comp: RSEG segXData xcell: DS XRAMSIZE RSEG segData cell: DS IMEMSIZE rec cnt: DS 1 unrec\_cnt: DS 1 math cnt: DS 1 INTERUPT HANDLER ; ; RSEG segInterrupt USING 0 imemInt: PUSH ACC PUSH PSW

PUSH AR1 ; Assign address to P1 P1,IXERAD MOV ;Check Internal Mem - Recoverable MOV A, MPSTAT ANL A,#03H CJNE A,#02H,xram SETB P32 MOV R1, IXERAD MOV A, @R1 @R1, A MOV CLR P32 ; increment error counter INC rec cnt JMP intend ;Check XRAM - Recoverable xram: MOV A, MPSTAT RR А А RR A,#03H ANL CJNE A,#02H,unrec SETB P32 MOV R1, IXERAD MOVX A, @R1 MOVX @R1, A P32 CLR ; increment error counter rec\_cnt INC JMP intend ;Check Internal Mem - Unrecoverable unrec: MOV A, MPSTAT CJNE A,#01H,intend SETB P33 NOP CLR P33 ; increment error counter INC unrec\_cnt intend: MOV MPSTAT,#0FFH POP AR1 P0P PSW POP ACC RETI

;:;;

MAIN TEST

RSEG segAppli USING 0 main: ;Initialise SP SP,#?STACK MOV ; Configure P1, P2 & P3 for output P1CON.#00H MOV MOV P1DIR,#0FFH MOV P2CON,#00H MOV P2DIR,#0FFH MOV P3CON,#03H MOV P3DIR,#0FFH ; Init P2, it also helps to full the debugger due to P2 not being used ; for addressing in 80S32 as in Intel's 8052 P1,#00D MOV MOV P2,#00D CLR P32 CLR P33 CLR P34 P35 CLR CLR P36 P37 CLR ; Configure UART to use Timer-2 MOV SCON,#050H MOV T2CON,#034H MOV RCAP2L,#0B8H MOV RCAP2H,#0FFH ;Print start-up string CALL print\_start ;Enable Internal EDAC Interupt (High Priority) SETB EA MOV IXEP1,#03H ;Enable XRAM MOV SYSCON, #03H ;Enable EDAC for IntMem + XRAM MPCON,#0FH MOV ;Initialize internal memory MOV A,#00D MOV R2,#IMEMSIZE MOV R1,#cell init mem: @R1, A MOV INC А INC R1 DJNZ R2, init\_mem ;Initialize XRAM MOV A,#00D MOV R2,#XRAMSIZE MOV R0,#xcell init\_xram:

![](_page_53_Picture_3.jpeg)

MOVX @R0, A INC А INC R0 DJNZ R2, init\_xram ;Initialize error counters CLR А MOV rec cnt,A MOV unrec\_cnt,A MOV math cnt,A ;Check XRAM test: MOV R2,#XRAMSIZE R3,#00D MOV MOV R0,#xcell check xram: MOVX A, @R0 XRL A, R3 INC R0 INC R3 DJNZ R2, check\_xram ;Check Internal memory R2,#IMEMSIZE MOV MOV R3.#00D MOV R0,#cell check imem: MOV A, @R0 XRL A, R3 INC R0 INC R3 DJNZ R2, check\_imem ; indicate liveness SETB P34 CLR P34 ;Invoke math test CALL math\_test ; Print results CALL print rec CALL print unrec CALL print\_math ; Change line MOV A,#0AH CALL putchar MOV A,#0DH CALL putchar ; indicate liveness SETB P34 NOP P34 CLR JMP test

;

;

;===== math\_test() ;= \_\_\_\_\_ RSEG segMath USING 0 math test: ;test increment CLR Α MOV DPTR,#array a MOV math\_cnt,A MOV R2,A MOV R3,#090D test\_inc: CLR А MOVC A,@A+DPTR XRL A,R2 INC R2 JZ ok inc INC math\_cnt ok inc: INC DPTR DJNZ R3,test inc ;test 8bit addition MOV R0,#00H MOV R1,#0FFH MOV R2,#0FFH test\_add: MOV A,R0 A,R1 ADD A,#0FFH XRL INC R0 DEC R1 JZ ok\_add INC math cnt ok add: DJNZ R2,test add ;test 8bit multiplication CLR А MOV B,A MOV R0,A R3,#020D MOV test\_mul: MUL AB MOV R1,A MOV R2,B MOV A, R0 DPTR,#a\_comp MOV MOVC A,@A+DPTR XRL A,R1 JZ ok\_mul\_A INC math cnt ok\_mul\_A: MOV A, R0

![](_page_55_Picture_2.jpeg)

MOV

DPTR,#b\_comp

MOVC A,@A+DPTR XRL A,R2 JZ ok mul B INC math\_cnt ok mul B: R0 INC MOV A,R0 MOV B,R0 DJNZ R3,test mul RET print\_rec() ; \_\_\_\_\_ print rec: MOV R3, #04D MOV DPTR, #rec string loop\_rec: CLR Α MOVC A,@A+DPTR CALL putchar INC DPTR DJNZ R3, loop rec ; print high order nibble MOV A, rec\_cnt SWAP A ANL A,#0FH DPTR,#hex MOV MOVC A,@A+DPTR CALL putchar ; print low order nibble MOV A, rec\_cnt ANL A,#0FH MOV DPTR,#hex MOVC A,@A+DPTR CALL putchar RET print\_unrec() ; ; \_\_\_\_\_ \_\_\_\_\_ print unrec: MOV R3, #08D MOV DPTR,#unrec\_string loop\_unrec: CLR Α MOVC A,@A+DPTR CALL putchar DPTR INC DJNZ R3, loop\_unrec ; print high order nibble MOV A, unrec cnt SWAP А A,#0FH ANL DPTR,#hex MOV

MOVC A,@A+DPTR CALL putchar ; print low order nibble MOV A, unrec\_cnt ANL A,#0FH MOV DPTR,#hex MOVC A,@A+DPTR CALL putchar RET print\_math() ; print math: MOV R3, #07D MOV DPTR,#math string loop\_math: CLR А MOVC A,@A+DPTR CALL putchar INC DPTR DJNZ R3, loop math ; print high order nibble MOV A, math cnt SWAP A ANL A,#0FH MOV DPTR,#hex MOVC A,@A+DPTR CALL putchar ; print low order nibble MOV A, math\_cnt A,#0FH ANL MOV DPTR,#hex MOVC A,@A+DPTR CALL putchar RET print\_start() ; ; \_\_\_\_\_ print\_start: MOV R3, #07D MOV DPTR,#start\_string loop\_start: CLR Α MOVC A,@A+DPTR CALL putchar DPTR INC DJNZ R3, loop\_start RET \_\_\_\_\_ :== putchar() ;

| putchar: |   |      |     |
|----------|---|------|-----|
| MO       | V | SBUF | Ξ,A |
| JN       | В | ΤI,  | \$  |
| CL       | R | ΤI   |     |
| RE       | Т |      |     |
|          |   |      |     |
| EN       | D |      |     |