Atmel

150nm SOI – 77K Mixed-Signal Technology ATMEL

27-Aug-12

INTRODUCTION - 150NM SOI ATMEL TECHNOLOGY

- For over 25years, ATMEL has been a leading supplier providing highly integrated solutions to the Aerospace Industry
- Use commercial, high volume, reliability proven process for Space
 - Basis from high runners
 - □ Follow Automotive and MicroControllers Business Unit
- □ 77K 150nm SOI Process qualification following MIL and ESCC standards
- Mixed-signal solutions target ASICS, ASSPs, mixed MicroControllers and SoC to miminize cost, area, power consumption
- □ Library Qualification with hi-rel and hardening solution is made in the military temperature range -55°C, 125°C
- SOI interesting capability for SEL immune process capability



Space targeted Technology with NVM

NODE	150 nm		110 nm	90 nm
TECHNONAME	58.85K	77K SOI	63.7K	63.9K
MAIN TECHNOLOGY FUNCTION	Embedded Micro	ASIC	Stand-alone Flash	Embedded Micro
SUPPLY LV HV	1.8V 3.3V	1.8V 3.3V / 5V	1.8V 3.3V / 5V	1.2V - LL 3.3V
NVM ARCHITECTURE	EEPROM 2T	EEPROM 2T 2T Single Poly	FLASH NOR 1T	FLASH NOR 1T
PART ID	AT69170E THEMIS	ASICs	AT69192E HYPNOS	-
	Density (up to 4Mb)	Low process complexity (with single poly)	Density (up to 32Mb)	Density (up to 32Mb)
STRENGTH	Large library	Logic RHBD proven from	Prog time few us	Prog time few us
	Logic RHBD proven from	ATC18RHA		High speed read
	from ATC18RHA			Optimized Power cunsumption



150nm Technology in 5LM on SOI

 Re-used process module and combined devices construction coming from commercial and Automotive technologies on same nodes





150NM SOI ATMEL TECHNOLOGY FEATURES

- CMOS process
- Core voltage
- Technology option
- Metal layers
- Fab location
- Process status
- Packages
- Pads
- □ I/O's libraries supply
- Others Options

- 150nm Silicon On Insulator (SOI)
- 1.8V with Low Leakage option
- HV up to 120V, Mix-analog devices, 1Poly layer 1 Poly EEPROM block 32kB, HV >120V
- AlCu, 5LM
- Lfoundry, France
- Automotive qualification 2012
- CGA, MQFP & high-pin-count packages
- >900 counts, with double pad ring, Pad pitch 95µm
- 3.3V and 2.5V with 5V option (no 1.8V)
- Polyimide, Handle wafer contact, thick metal



150NM SOI ATMEL TECHNOLOGY PROVEN SOLUTION

CMOS	MEMORY
 Core 1.8V and 3.3V re-used from ATC18RHA with proven hardening solution Back-end process flow re-used from AT58.85K (=AT69170E)with Metal1 pitch at 0.40um very agressive compared to competition 5V CMOS (optional) High Speed and low leakage option Logic 150kgate/mm2 (in 5LM) 	 SRAM/DPRAM generator qual in MIL range as ATC18RHA Non Volatile Memory (1 poly EEPROM cell) coming from Automotive technologies 58.9/58.95K Poly fuses for Memory configuration or trimming
POWER DEVICES & ESD	OTHERS DEVICES FOR MIX-SIGNAL
 Full range of LDMOS 3.3V with low Rdson min. at 60 mW mm2 High level of latch up or SEL performance due to the Deep trench isolation and SOI substrate HV ESD proven structures from Automotive Thick power metallisation (8mOhm/sq) 	 MIM capacitor Bipolar NPN/PNP transistors Zener Diodes Inductors High Capacitors High Poly resistors



AT77K CAPABILITIES VERSUS 58KRHA

- Same electrical characteristics based on 58K technology for Low Voltage 1.8V and 3.3V devices
 - Same minimum length 'Lmin' at 0.18µ on 1.8V devices
 - Same well, same implants and same thermal budget
 - Same oxide thickness for 1.8V and 3.3V devices
- Same top silicon final resistivity on substrate
 - SOI for 77K
 - Same top Silicon resistivity 3ohm.cm than 58KRHA Epi
 - 1.5µ of thickness
 - Buried oxide thickness = 1µ
 - No significant electrical influence (because deep SOI)
- Back-end Shrink from 58KRHA 0.18µ to 77K 0.15µ Design Rules
 - Possible gain of 25% of density on AT77K compared to AT58KRHA
- New additional options on 77K compared to AT58KRHA
 - Analog devices and HV LDMOS up to 80/120V
 - HV 5V I/Os
 - Single poly EEPROM
 - Deep Trench, Deep N-Well

Copyright 2010 Atmel Confidential





77K Electrical performance versus AT58KRHA

- Simulation Model extraction
- SPICE model match between 77K and 58KRHA
- Any difference will be updated case by case if needed during qual period of time
- Below table gives the preliminary results
 - Simulation ATC18RHA: in black, acceptance range
 - Silicon measurement on AT77K: in black

1.8V Devi	ces	NMOS 10/0.18	PMOS 10/0.18
l dlin (μA)	Simulation bcs / nom / wcs Measurement	1450 / 1280 / 1180 1266	-437 / -378 / -328 -345
Idsat (mA)	Simulation bcs / nom / wcs Measurement	6.87 / 6.03 / 5.29 5.58	-3.12 / -2.61 / -2.19 -2.29
I sub (pA) Simulation bcs / nom / wcs Measurement		605 / 108 / 22 63	-665 / -108 / -22 -26
3.3V Devi	ces	NMOS ox3 10/0.36	PMOS ox3 10/0.36
3.3V Devi Idlin (µA)	ces Simulation bcs / nom / wcs Measurement	NMOS ox3 10/0.36 695 / 625 / 562 582	PMOS ox3 10/0.36 -274 / -214 / -185 -205
3.3V Devi Idlin (µA) Idsat (mA)	ces Simulation bcs / nom / wcs Measurement Simulation bcs / nom / wcs Measurement	NMOS ox3 10/0.36 695 / 625 / 562 582 6.31 / 5.5 / 4.81 5.2	PMOS ox3 10/0.36 -274 / -214 / -185 -205 -3.35 / -2.8 / -2.35 -2.77



CMOS 1.8V/3.3V/5V ELECTRICAL PERFORMANCE

MOS 1.8V (28A tox)

Device PDK name	Description	Model
nfet	1.8∨ (28A gate oxide) Std ∨t NMOS	nmos
pfet	1.8∨ (28A gate oxide) Std ∨t PMOS	pmos
nfeth∨t	1.8∨ (28A gate oxide) High ∨t NMOS	nmoshvt
pfeth∨t	1.8V (28A gate oxide) High Vt PMOS	pmoshvt

MOS 3.3V (70A tox)

Device PDK name	Description	Model
nfetox3	3.3V (70A gate oxide) NMOS	nmosox3
pfetox3	3.3V (70A gate oxide) PMOS	pmosox3

MOS 5V (250A tox)

Device PDK name	Description	Model
nfetox5	5∨ (250A gate oxide) NMOS	nmosox5
nfetox5_nb	5∨ (250A gate oxide) NMOS incl. neighbouring box	nmosox5
pfetox5	5∨ (250A gate oxide) PMOS	pmosox5
pfetox5_nb	5V (250A gate oxide) PMOS incl. neighbouring box	pmosox5

8.1.1 LV MOS Logic devices, 1.8v (28A gate oxide)

Device Name	Model Name	Description	Min. Size (um)	Vt (Volt)	BVdss (Volt)
nfet	nmos	LV NMOS 1.8V	0.18	0.52	>2.0
pfet	pmos	LV PMOS 1.8V	0.18	-0.51	<-2.0
nfethvt	nmoshvt	High VT NMOS low leakage	0.18	0.66	>2.0
pfethvt	pmoshvt	High VT PMOS, low leakage	0.18	-0.65	<-2.0

Vt values given are for Lmin and W = 10um, measured with a linear extraction method.

8.1.2 MV MOS devices, 3.3v (70A gate oxide) and 5v (250A gate oxide)

Model Name	Description	Min. Size (um)	Vt (Volt)	BVdss (Volt)
nmosox3	NMOS 3.3V	0.36	0.65	>3.6
pmosox3	PMOS 3.3V	0.36	-0.65	<-3.6
nmosox5	NMOS 5V	1	0.7	>5.5
pmosox5	PMOS 5V	1	-0.8	<-5.5
nmosox5_nb	NMOS 5V with NB	1	0.7	>5.5
pmosox5_nb	PMOS 5V with NB	1	-0.8	<-5.5
	Model Name nmosox3 pmosox3 nmosox5 pmosox5_nb pmosox5_nb	Model Name Description nmosox3 NMOS 3.3V pmosox3 PMOS 3.3V nmosox5 NMOS 5V pmosox5 PMOS 5V nmosox5_nb NMOS 5V with NB pmosox5_nb PMOS 5V with NB	Model Name Description Min. Size (um) nmosox3 NMOS 3.3V 0.36 pmosox3 PMOS 3.3V 0.36 nmosox5 NMOS 5V 1 pmosox5 PMOS 5V 1 nmosox5_nb NMOS 5V with NB 1 pmosox5_nb PMOS 5V with NB 1	Model Name Description Min. Size (um) Vt (Volt) nmosox3 NMOS 3.3V 0.36 0.65 pmosox3 PMOS 3.3V 0.36 -0.65 nmosox5 NMOS 5V 1 0.7 pmosox5 PMOS 5V 1 -0.8 nmosox5_nb NMOS 5V with NB 1 0.7 pmosox5_nb PMOS 5V with NB 1 -0.8

Vt values given are for Lmin and W = 10um, measured with a linear extraction method.



LDMOS ELECTRICAL PERFORMANCE

3.3V LDMOS (70A tox)

	Device PDK name	Description	Model
ſ		25∨ Idnmos source body	
	ldnfet25_sbc	closed	ldnmos25_sbc
ĺ		25∨ Idnmos source body	
	ldnfet25_sbo	open	ldnmos25_sbo
		45∨ Idnmos source body	
	ldnfet45_sbc	closed	ldnmos45_sbc
		45∨ Idnmos source body	
	ldnfet45_sbo	open	ldnmos45_sbo
		65∨ Idnmos source body	
	ldnfet65_sbc	closed	ldnmos65_sbc
		65∨ Idnmos source body	
	ldnfet65_sbo	open	ldnmos65_sbo
		80∨ Idnmos source body	
	ldnfet80_sbc	closed	ldnmos80_sbc
		80∨ Idnmos source body	
	ldnfet80_sbo	open	ldnmos80_sbo
		120∨ Idnmos source body	
	Idnfet120_sbc	closed	ldnmos120_sbc
		120V Idnmos source body	
	ldnfet120_sbo	open	Idnmos120_sbo
		25V Idpmos source body	
	ldpfet25_sbc	closed	ldpmos25_sbc
		25V Idpmos source body	
	Idptet25_sbo	open	ldpmos25_sbo
		45V Idpmos source body	
	Idptet45_sbc	closed	Idpmos45_sbc
	11 6 115	45V ldpmos source body	
	Idptet45_sbo	open	lapmos45_sbo
		65V lapmos source body	Library CE also
ŀ	1dp1et65_sbc	Closed	lapmoso5_spc
	IdufatCC also	65V lapinos source body	Idama CE a ba
ł	Idpiet65_\$00	00V/Idamaa aauraa hadu	lapmoso5_soo
	Idenfot90, obo	oloood	Idomoc00 obo
ł	Idptet8U_sbc closed		lapmosoo_soc
	Idefet90, ehe		Idomoo90 oho
ł	Idpietoo_soo	120V Idomas source body	100110500_500
	Idafet120, she	closed	ldnmoe120 ehe
		120V Idomos source hody	1001105120_500
	Idnfet120 sho	nnen	Idomos120, sho
ŀ	1001120_000	open	

	Source-Body	Source-Body	RDSon*A ^{*1}	IDSAT/W *2	RDSon*W
Туре	open (SBO)	close (SBC)	[Ω*mm²]	[µA/µm]	[kΩ*µm]
3.3V LDNMOS					
(70A Gate Oxide)					
25V	Idnfet25_sbo	Idnfet25_sbc	0.047	tbd	11.9
45V	Idnfet45_sbo	Idnfet45_sbc	0.075	tbd	15.2
65V	Idnfet65_sbo	Idnfet65_sbc	0.091	tbd	16.7
80V	Idnfet80_sbo	Idnfet80_sbc	0.335	tbd	33.6
120V	Idnfet120_sbo	Idnfet120_sbc	tbd	tbd	tbd
5V LDNMOS					
(250A Gate Oxide)					
25V	Idnfet80ox5_sbo	Idnfet80ox5_sbc	tbd	tbd	tbd
45V	Idnfet120ox5_sbo	Idnfet120ox5_sbc	tbd	tbd	tbd
3.3V LDPMOS					
(70A Gate Oxide)					
25V	ldpfet25_sbo	ldpfet25_sbc	0.144	tbd	38.2
45V	ldpfet45_sbo	ldpfet45_sbc	0.300	tbd	55.8
65V	ldpfet65_sbo	ldpfet65_sbc	0.515	tbd	86.3
80V	ldpfet80_sbo	ldpfet80_sbc	0.671	tbd	96.3
120V	ldpfet120_sbo	ldpfet120_sbc	tbd	tbd	tbd
5V LDPMOS					
(250A Gate Oxide)					
25V	ldpfet80ox5_sbo	ldpfet80ox5_sbc	tbd	tbd	tbd
45V	Idpfet120ox5 sbo	ldpfet120ox5_sbc	tbd	tbd	tbd



OTHERS ELECTRICAL PERFORMANCE

Bipolar transistors

			8.1.1	1 Bipolar			
			Device	Model	Description	Beta	Early Voltage
Device PDK name	Description	Model	Name	Name			(V)
			pnp_vert	pnp_vert	PNP	2.5	25
Inpn	Lateral NPN transistor		Inpn	Inpn	Lateral NPN	tbd	tbd
pnp_vert	Vertical PNP bipolar	pnp_vert					

Diodes

Device PDK name	Description	Model
dz 6p2 esd	6.2V Zener ESD diode	
dfreew_esd	80∨ freewheeling ESD diode	

Capacitors

Device PDK name	Description	Model
moscap	1.8V MOS capacitor	cap_mos
moscapox3	3.3V MOS capacitor	cap_ox3
moscaphv	HV MOS capacitor	cap_moshv
momcap	Metal / Metal H∨ capacitor (B∨>80∨)	momcap
p2bncap	Poly2-Buried N+ capacitor	p2bncap
cmim	MIM capacitor (TM/TM-1)	cmim

8.1.10	a Diodes		
Device	Model	Description	Breakdown
Name	Name		Voltage
dz_6p2_esd	dz_6p2_esd	Zener Diode	6.2 @ 10uAmp
dfreew_esd	dfreew_esd	Free Wheeling Diode	> 80

8.1.9 (0	Oxide) Capacita	inces			
Device	Model	Description	Optical Oxide	Capacitance	Max
Name	Name		Thickness (A)	Value (fF/um2)	Voltage
moscap	cap_mos	Poly2 to LV N-Well (1.8V	28	9.10	2
		Oxide)			
moscapox3	cap_mosox3	Poly2 to LV N-Well (3.3V	70	4.5	3.6
		Oxide)			
moscaphy	cap_moshv	Poly2 to HV N-Well (Thick	250	1.35	12
		Oxide)			
p2bncap	p2bncap	Poly2 to BN+ (Thick Oxide) 1)	290	1.19	14
cmim	cmim	MIM capacitor	405	1.6	6
momcap	momcap	High Voltage capacitor	3600	0.48	120



BIPOLAR, DIODES, CAPACITOR ELECTRICAL PERFORMANCE

Bipolar transistors

Device PDK name	Description	Model
Inpn	Lateral NPN transistor	
pnp_vert	Vertical PNP bipolar	pnp_vert

8.1.11 Bipolar

Device	Model	Description	Beta	Early Voltage
Name	Name	-		(V)
pnp_vert	pnp_vert	PNP	2.5	25
Inpn	Inpn	Lateral NPN	tbd	tbd

Diodes

Device PDK name	Description	Model
dz_6p2_esd	6.2V Zener ESD diode	
dfreew_esd	80∨ freewheeling ESD diode	

Capacitors

Device PDK name	Description	Model
moscap	1.8V MOS capacitor	cap_mos
moscapox3	3.3V MOS capacitor	cap_ox3
moscaphv	HV MOS capacitor	cap_moshv
momcap	Metal / Metal H∨ capacitor (B∨>80∨)	momcap
p2bncap	Poly2-Buried N+ capacitor	p2bncap
cmim	MIM capacitor (TM/TM-1)	cmim

0.1.10	a Diodes		
Device Name	Model Name	Description	Breakdown Voltage
dz_6p2_esd	dz_6p2_esd	Zener Diode	6.2 @ 10uAmp
dfreew_esd	dfreew_esd	Free Wheeling Diode	> 80

8.1.9 (0	Oxide) Capacita	inces			
Device	Model	Description	Optical Oxide	Capacitance	Max
Name	Name	-	Thickness (A)	Value (fF/um2)	Voltage
moscap	cap_mos	Poly2 to LV N-Well (1.8V	28	9.10	2
		Outdat			

moscap	cap_mos	Poly2 to LV N-Well (1.8V	28	9.10	2
		Oxide)			
moscapox3	cap_mosox3	Poly2 to LV N-Well (3.3V	70	4.5	3.6
		Oxide)			
moscaphy	cap_moshv	Poly2 to HV N-Well (Thick	250	1.35	12
_		Oxide)			
p2bncap	p2bncap	Poly2 to BN+ (Thick Oxide) 1)	290	1.19	14
cmim	cmim	MIM capacitor	405	1.6	6
momcap	momcap	High Voltage capacitor	3600	0.48	120



RESISTORS, MEMORIES ELECTRICAL PERFORMANCE

Resistors

Device PDK name	Description	Model
rplow	Poly resistor (235 Ohm/sq)	rplow
rpolyhigh	Poly resistor (235 Ohm/sq)	rpolyhigh
rpolySH	Poly resistor (900 Ohm/sq)	rpolysh
rphigh	Poly resistor (900 Ohm/sq)	rpolysh

8.1.	8 Resistor	s		
Device	Model	Description	Unit	Target
Name	Name			
rplow	rplow	Poly-2 Sheet Resistance	Ohm/sq	235
rpolyhig	rpolyhig	Poly-2 Sheet Resistance	Ohm/sq	235
h	h	-		
rpolysh	rpolysh	Poly-2 Sheet Resistance	Ohm/sq	900
rphigh	rphigh	Poly-2 Sheet Resistance	Ohm/sq	900

Memory		
Device PDK name	Description	Model
ee	Single Poly EEPROM	en
en	Sense	sn
sn	Select	sn
	Byte Select	nwmv

8.1	.12 Memory					
Device Name	Model Name	Description		Vt (V)	Area	(um2)
	e2c_77k_on	Single Poly EEPROM -	ON State	-2	E	
e2c_77k_off Single Poly EEPROM – OFF State		2	· ·	5		
Device	Model Name	Description	L (um)	W (um)	Vt(V)	BVdss
Name						
sn	sn	Select	0.7	0.24	0.55	>13

Sense

Byte select

en

tbd

en

nmv

0.7

1.4

0.24

0.74



0.25

>13

0.75 >15.2

RADIATION HARDENING CAPABILITIES

- Evaluation of radiation capabilities will be completed by the end of 2012 according to MIL and ESCC standards on 2 Test Vehicles one for memories and one for others I/Os and Standard cell librray
- Rad hardness targets

TID 300Krads @3.3V SEL >80 MeV/mg/cm2 @125°C

SEL free managed with the use of the deep trench for MOS isolation but very high density lost (cell size increased by min. x1.4)

SEL robustness assessment to be completed without isolation with current 150nm design rules

DeepWell Option under development and R&D phase to be SEL free without using deep trench

□3D TCAD simulation structures used to assess radiation characteristics (SEE and SEL) with/without BOX and with/without DeepWell





SEL TCAD SIMULATION 150NM SOI

Simulation used to assess design rules between body ties and diffusion N+/P+ area (Ltap) and N+ to P+ spacing (SAC) and adjust the best deepwell R&D conditions

- Simulation are done on a Silicon Controlled Rectifier (SCR) structures in the worst case at Vccmax up to 145°C condition and configuration along the Nwell/Pwell junction
- The latch-up characterization is done by applying a positive current injection in the anode (P+ source)
- The latch-up is defined when the drain current remains to a high current for a given period of time otherwise drain current is recovered to zero when latch-up free



Latchup electrical characteristics



Cross-section with one ion stricke accross the Nwell/Pwell junction

3D inverters structures wih main Design rules assessed

Current result: no SEL at 145°C, 1.98V, LET=55MeV.cm²/mg wo DeepTrench & DeepNWeII



Copyright 2010 Atmel Confidential

PDK & DK RELEASE WIH LIBRARIES STATUS

First PDK & DK release on Prime alpha customer in Q4 2012

- DK Based on Finesim simulator with Spectre models from CADENCE
- Physical layout verification done with Assura from Cadence including parasitic extraction
- □ First DK construction with the same package and view as ATC18RHA (Dkbuilder own AeroSpace builder solution)

Libraries

- Characterization done with SiliconSmart from Magma/Synopsis
- Re-built digital library from ATC18RHA (hardened lib available & charac)
- □ NVM up to 32 kbits (5k & 16kbytes unhardened block available)
- □ I/Os 5V (under construction)
- □ Very large analog catalog (unhardened libs available on-demand)

Hardened analog libraries

Preliminary state of the art done with large publication by Vanderbilt with trade off in speed, consumption, area, maturity



Conclusion - 150NM SOI ATMEL TECHNOLOGY

- ASIC, ASSPs
- □ Analog as Full custom (End-User Design)
- RadHard proven Analog Library
- □ ATC18RHA Compatibility (simulation models)
- 5V IOs
- NVM
- Low power
- HV up to 60V
- Possibility of RF module in the future



PLANNING OF NEW 150nm ASIC/ASSP OFFERING

Phase 1: Digital Lib Offering Year 2012

- Tape-Out Done of TVs
- Ongoing Characterisation
- PDK for prime on Q4-2012
- End of Qual radiation and intrinsic reliability in Q4-2012

Phase2 : Mix Signal Offering with I/Os 5V Year 2013

- New SEC with unhardened analog libs
- First ASIC with custom analog solution
- Open to add HV, NVM, I/Os 5V Test chips

Rad Hard Analog Lib Offering Year 2013/2014

Deep submicron (<=90nm mixed)



Atmel Enabling Unlimited Possibilities[®]

© 2012 Atmel Corporation. All rights reserved.

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any Intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RETURNS FOR A PARTICULAR PROPOSITE, AND LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RETURNS FOR A PARTICULAR PROPOSITIES FOR ANY DISCLAIMS ANY EXPRESS, INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.