


***The Nemerix G3 chipset : a radiation hardened front end for GNSS receivers aimed at space application***



***Angelo Consoli & Francesco Piazza; Nemerix  
Hannes Schwammschneider; Austrian Aerospace***

## Outline

- G3 Chipset Requirements
- Microelectronic Technology Selection
- Architecture of the 2 ASICs
- First Space Application using the ASICs

---


## Nemerix's G3 chipset

- The chipset consists of 2 ASICs:
  - NJ1007R: RF receiver front end
  - NJ1017R: AD DA interface
- Requirements
  - Multifrequency receiver GPS/Galileo/GLONASS
  - High RF performances more important than integration level or cost effectiveness
  - Radiation tolerant design for space borne applications
- Technology selection criteria:
  - Shall have good RF performance.
  - Shall be available also in small quantities.
  - Shall be either radiation tolerant or allow radiation tolerant circuits to be designed.

## The G3 chipset

- Main Reason for a Chipset:
  - Prevent interference between AD converters and sensitive RF circuitry.
- NJ1007R:
  - Pure analog RF ASIC
  - S35, SiGe process
- NJ1017R:
  - Massive digital ASIC.
  - C35 process would be fine. S35 was selected in order to produce NJ1007 and NJ1017 on the same wafer. Main advantages:
    - Reduced costs
    - Easier qualification process

# System configuration



Nemerix's RF front end


BB processor

## G3 chipset common parameters

Power Supply in active mode	Supply voltage	AVDD	2.2 ... 3.6	V	
		DVDD	1.6 to AVDD+0.2	V	
	NJ1007R supply current @ 3.6V	AVDD	13.8	mA	
		DVDD	110 (*)	µA	
	NJ1017R Supply current @ 3.6V	AVDD	2	mA	
		DVDD	<1 (*)	mA	
	Radiation Tolerance	Total Dose		120	krad(Si)
		Heavy Ions		84	MeV/mg/cm <sup>2</sup>

(\*) Excluding load

# Package solution: 36-CBGA




## **Process selection**

- **General:**
  - Thin layers (wells, diffusions, oxides). Thick N-well may improve latch-up.
  - Retrograded well or buried layer and epi improve latch-up resistance.
  - SOI has no mechanism to generate a latch-up.
  - Deep trenches improve latch-up somewhat.
- **BJT:**
  - Thin base and emitter more robust than thick base (less  $\beta$  degradation).
  - Poly emitter (thinner) more robust than a diffused one.
- **MOS:**
  - Thin gate oxide better than thick oxide (less charge trapping, less device degradation).
  - Shorter channel transistors (stronger) give improved SEE resistance.

**Process: AMS S35, 0.35 $\mu$ m SiGe HBT**



# Microsection of the S35 process (NJ1007R)



- Polymide
- Passivation
- Thick Metal 4
- Oxide + Vias
- Metal 3
- Oxide + Vias
- Metal 2
- Oxide + Vias
- Metal 1
- Oxide + Vias
- Substrate



2µm  
|-----|

EHT = 25.00 kV  
WD = 4.0 mm


Signal A = VPSE  
Stage at T = 0.0 °  
Chamber = 97 Pa

Saab Space  
Analysis Lab.

# NJ1007R – RF receiver front end



- Integrated LNA
- External filters
- I/Q outputs
- Die size: 1.2 x 1.0 mm
- Signal Bandwidth < 24MHz






## NJ1007R characteristics

<b>NJ1007 (G3RF)</b>	<b>LNA</b>	Gain		19	dB
		Noise figure		1.6	dB
		IP3		-10	dBm
		1 dB compression point		-22	dBm
	<b>RF Down- converter</b>	Conversion gain		25	dB
		SSB noise figure		9	dB
		IP3		-10	dBm
		1dB compression point		-18	dBm
	<b>IF Strip</b>	AGC amplifier gain		70	dB
		Gain control range		60	dB
	<b>RF-VCO IF-VCO</b>	RF VCO sensitivity		800	MHz/V
		RF SSB phase noise	100kHz	-83	dBc/Hz
			1kHz	-57	dBc/Hz
			10Hz	-50	dBc/Hz
		IF VCO sensitivity		250	MHz/V
IF SSB phase noise		100kHz	-85	dBc/Hz	
		1kHz	-78	dBc/Hz	
	10Hz	-65	dBc/Hz		
PLL spurs		<35	dBc		

# NJ1017R – AD DA Interface ASIC


- 2 ADCs (for I/Q outputs of NJ1007R)
  - 3-bit
  - Sampling frequency < 50MHz
- 8-bit DAC (for AGC)
- SPI like interface to the base band processor
- PLL (for sampling clock)




## NJ1017R characteristics

<b>NJ1017 (G3AD)</b>	<b>3-bit ADC</b>	DNL		0.5	LSB
		INL		0.5	LSB
		Max sampling freq.		<50	MHz
		Input Voltage range		700	mVpp
		SFDR		25	dB
	<b>AGC 8-bit DAC</b>	DNL		3	LSB
		INL		3	LSB
		Output Voltage range		0 ... 2.1	V
	<b>VCO, PLL</b>	Frequency Range		25 ... 100	MHz
		RF SSB phase noise	1MHz	-90	dB
10kHz			-60	dB	
100Hz	-65		dB		


## NJ1007R chip layout



## NJ1007R chip on CBGA substrate



## Close view of bonded NJ1007R





---

# Overview of G3 chip set Lot Validation

- Project started in 2007
- Lot Validation based on ESCC9000 including
  - Wafer Manufacturing
  - Wafer Lot Acceptance including Total Ionizing (TID) Dose testing
  - Packaging of Evaluation Lot
  - Evaluation Test
  - Packaging of Flight Lot
  - Screening of Flight Lot
  - Lot validation of Flight Lot
- Completion expected early 2009

---


## **G3 chip set First Application**

- GPS based Precise Orbit Determination (POD) Receiver for ESA-SWARM Mission
- Down-converts and digitizes the GPS L1 and L2 signals by means of Nj1007R and NJ1017R, RF- and mixed-signal ASICs
- AGGA-2 chips and a LEON processor form the heart of the digital signal processing

# G3 chip set First Application



# G3 chip set First Application



---

## G3 chip set First Application

- Interfaces
  - UART (RS-422) TC/TM interface
  - MIL-STD-1553B TC/TM interface extension
- Electronic Box
  - Box Size: 322x240x104 mm<sup>3</sup>
  - Weight: < 3.5 kg including antenna
  - Power Consumption: < 10W
- Antenna
  - Patch Excited Cup Antenna with improved multipath suppression from Saab Space

---

## Conclusions

- G3 Chipset consists of RF Front-End and AD Converter
- Chipset is Radiation Tolerant (120 krad(Si); 84 MeV/mg/cm<sup>2</sup>)
- G3 ASICs are Being Qualified to ESCC9000
- First Application for SWARM Mission (under construction)

**Thank you for your attention**